

Characterichi + opinne

High I/P impedere 7/00 ka Low o/P impedere 2 100 r Ampli hier sismal with frequy ryce 042 b IMHZ Low offset votre and curl very works gain - abut 2,00000 [Roce values abut 2,00000

Que What is the difference between Digital Ic and Linear Ic? Digital sc: Digital Ic' & are Complete functioning of Jugic clouits that are equivalents of basic transister lugic crowits. > They are used to form such circuit as gales, Counters, multiplexens, shift repistus and others. It is a pre designed Package, it is usually require nothing more han a power Supply I I p mod o /P. > Plgital circuits are concorned with only two levels of Voltage concurrent "high a low'. Therefore, accurate control of operating-region characteristics are not required in Digital Circula, so easy to design and low cost. Linanic: are equivalents of discrete fransister Nerworks, Such as amps, filters, forequency multiplies and modulates, that often aditional components are required For Satisfactory operation. -> ofpelectrical signals vary in propertion to the Ilpsisoal applied. The IDeal operational Amplitier

Que: Draw me Ideal opamp and List the ideal characteristy

(a) $8ymbol = v_1 = v_2$ $v_1 = v_1$ $v_1 = v_1$ $v_1 = v_2$ $v_1 = v_2$ $v_1 = v_2$ $v_1 = v_2$

(b) Equivalent circuit .

(c) opentusp circuit





between me two I/P voi teges.



" op voltage is directed proportional to me input difference Voltage only unit! it reaches the saturation voltages and that thereafter output voltage remains constant - i i deal voltage fromfr anse, i deal because app offset voltge is assumed to be zono Note: 20 pratical ofp ofp offset voltre is near to zero and it ignored for Simplicity for Calulation] NOF When connected in open-loop configration, the opamp simply function as a high-gain amplifier. There are three open top configrition. (Dpifferennial amplifier of op vo = A (Ving - Ving). Dinvering amplifier = di Vo = - AVin (3) Non- Inverting amplibled = 0/P VO= A.Vin. VIN + Ser 0/1. - - - Vioz = Ray, 220. Inverting Amplina ptvec FRI + 0 W C (**S**ri Differential amp (openium)

Explain Why open loop configuration is not used in linear applications.



it shows me in ability of ap-amp to work as a linear small signal amplifier in the open loop mode.

- b -Problem: [open 1000] Depenmine the op voltage for the inverting amp. Vin = 20mv de, Vin = -50 AV peak sige wave, opamp=741 A: 200,000, Ri= 2M_2, Ro= 752, +V(c=+15V, -VEE=-15V. and old swing = ± 14r. Vin = 20mrdc For inverting and $V_0 = -4 v_{ip} = -(2)(10^5)(20)(10^3) = -4000v$ This is the Theoritical value, the actual value will be a negative Saturation voltge. vin: Voz - Avlo = -2(105) (-50) (10) = lov peak sine was This old Less man old voltage Swins. feed Back in Ideal Opamp By connecting enternal components around an OP-Amp, we Create a feed back corcuit. The componend Namer Called : Feed Back Resistone Rf. [Feed back Network] : Negative Feed Back Type of Feed Back : Not drives into saturation OP and the circuit behaves inc Linear manner

Assumptions :

- 1) The current draws by either of the input terminals (Non-INV and Inv. I/pterminals negligible.
- 2) The differential IIP voltage Vd between non-inverting and Inverting input terminals is essentially 2000.

-7 The inverting Amplifier: The Ilp is applied at the inverting input terminal, the opamp is called as inversing Amplifier. The oppits and 11p is antiphase ie 180 phase difference between them. Vin -vec Vo Vo E. Circuit Diagram: The old Voltage Vo is fed back Ri di i=0 otvec to the inverting input terminals Vino Vd=0 + j=0 0 KL. through the Rf-R, network where Pf is the feed back resistor. The input signal V: (ac orde) is applied to the inverting Ilp through R, and non inverting input terminake of op-Amp is grounded. Analysis: Assume an ideal-opnome, As Vd=0, node a' is at ground potential and the current is through R, is

 $\int \dot{J}_{l} = \frac{Y_{l}}{R_{l}}$

Also since opamp draws notwork, all the current flowing thrown R, onust flow through Rf. The ofp voltage

 $V_0 = -l_1 R_f = -\left(\frac{V_i}{R_i}\right) R_f.$

Hence. gain of Amp is Closed lugisain is

 $A_{CL} = \frac{V_0}{v_i} = \frac{-\binom{v_i}{R_i}R_f}{v_i} = (-\frac{w_i}{R_i})R_f \times \frac{1}{v_i}$ $A_{CL} = \frac{-\frac{2p}{2L_s}}{2L_s}$ $A_{CL} = -\frac{R_f}{R_i} \quad \text{for idle opamp.}$

- sign indicates a phase shift of 180' between v; and vo.

Also Since inverting Z/p terminal is at Virtual grownd, the effect I/p Impedence is R₁, it should be larse to avoid heading effect.

The closed Lupp fairs
$$A_{cl} = -\frac{R_F}{R_s}$$
 for ideal Cause -
for a pratical openny, the expression for the closed lupp fairs should
be calculated using a low for equy model
for pratical openny where $A_{ol} \neq \infty$, $R_{i} \neq \infty$ and $R_{o} \neq 0$, the
openny is a voltage Coorbolled Source and A_{ol} voltage source and R_{o} is the therein equivalent Resistance.
Arralysis: Let be know equivalent circuit φ and $\sigma_{f} = \alpha m_{f} i k$
 $Vaq = v_{i}$ and $Reg = R_{1}$
 $Vaq = v_{i}$ and $Reg = R_{1}$
 $Va = -(V_{0} + iR_{f}) = 3$
 $Vb = iR_{0} + A_{ol} (Vd = -0)$
 $Vb = iR_{0} + A_{ol} (Vd = -0)$
 $Vb = iR_{0} + A_{ol} (Vd = -0)$
 $Vb = iR_{0} + A_{ol} (V - iR_{f})$
 $Vb = iR_{0} - A_{ol} (Vo - iR_{f}A_{ol})$
 $Vo = A_{ol} Vo = i(R_{0} - R_{f}A_{ol})$
 $Vo + A_{ol} Vo = i(R_{0} - R_{f}A_{ol})$
 $Vo + A_{ol} Vo = i(R_{0} - R_{f}A_{ol})$
 $Vo + A_{ol} Vo = i(R_{0} - R_{f}A_{ol})$
 $V_{i} = i(R_{1} + R_{f}) + V_{0}$
 $V_{i} = i(R_{1} + R_{f}) + V_{0}$

-8 -

í ,

Fish (P) in (P)

$$V_{i} = \frac{V_{0} + A_{0L} V_{0}}{\hat{\mathbf{g}} (R_{0} - R_{f} A_{0L})} \cdot (R_{1} + R_{f}) + V_{0}$$
Multiply $(R_{0} - R_{f} A_{0L})$.

$$V_{i} (R_{0} - R_{f} A_{0L}) = \frac{V_{0} + A_{0L} V_{0}}{\hat{\mathbf{g}} (R_{0} - R_{f} A_{0L})} (R_{f} + R_{3}) \hat{\mathbf{f}} R_{0} - R_{f} A_{0L})$$

$$V_{i} (R_{0} - R_{f} A_{0L}) = \frac{V_{0} + A_{0L} V_{0}}{(R_{f} + R_{3})} + V_{0} (R_{0} - R_{f} A_{0L})$$

$$= \frac{V_{0} [I + A_{0L} (R_{f} + R_{3})] + (R_{0} - R_{f} A_{0L})}{= V_{0} [R_{1} + R_{0}] (I + A_{0L})] + (R_{0} - R_{f} A_{0L})}$$

$$= \frac{V_{0} [R_{1} + R_{f}] (I + A_{0L})] + (R_{0} - R_{f} A_{0L})}{= V_{0} [R_{0} + R_{f} + R_{3} A_{0L} + R_{f} A_{0L} + R_{0} - R_{f} A_{0L}]}$$

$$= V_{0} [R_{0} + R_{f} + R_{1} (I + A_{0L})]$$

$$Y_{i} (R_{0} - R_{f} A_{0L}) = V_{0} [R_{0} + R_{f} + R_{1} (I + A_{0L})]$$

$$V_{0} = \frac{R_{0} - R_{f} A_{0L}}{R_{0} - R_{f} + A_{0L}} + R_{0} (I + A_{0L})]$$

$A(L = \frac{VO}{L} = $	Ro-14 AOL	closed loop goin &
Yi	Ro+Rf+RI (1+AOL)	pratical open is for
		Inverting amplifier.

April 2 and Aur RIJIRothy and hegleting Ro.

$$ACL = -\frac{4}{R2}$$

Il Resistance :

 $R_{if} = \frac{Vd}{I}$

From loop equation

Vo + i CRf + Ro) + AOL Vd = 0 Vd [1+ AOL] + j [R+ + RO] = 0. Vd (1+ AOL) = -1 (Rf + RO) $\frac{Vd}{i} = \frac{Ro + Re}{1 + AoL}$

of PRESistance



Rfand Ri forms a potential Divider. Hema

$$\mathcal{V}_{i} = \frac{\mathcal{V}_{0}}{R_{i} + R_{f}} R_{i}$$

as no current flows into the op-amp

$$\frac{Vo}{Vi} = \frac{R_1 + R_1}{R_1} = 1 + \frac{R_2}{R_1}$$

$$V_{3}$$
 if q_{1} sain $\frac{V_{0}}{V_{1}} = A_{CL} = 1 + \frac{N_{4}}{R_{2}}$

p gain can be adjusted to unity a more, by proper Selection of registers Rf and R,

Also

$$V_0 = (1 + \frac{R_4}{R_1}) v_i$$

 $j_{L} = \frac{V_0}{R_L}$
 $j_1 = v_i$
 R_1
 $V_0 = \lambda_1 + \lambda_2$

$$\begin{array}{c} 13 \\ \hline produce : \\ \hline pr$$

$$\frac{-1}{4}$$

$$R_{1} = 5 + ka , R_{f} = 2 + ka , V_{i} = 1v , R_{L} = 5 + ka$$

$$rotacter Y_{0}, R_{CL}, I_{L} \text{ and } I_{0}.$$

$$V_{0} = \left(\left|+\frac{R_{L}}{E_{1}}\right|\right) v_{i} = \left(1 + \frac{20 ka}{5 ka}\right) |v| = 5v$$

$$R_{L} = \frac{1}{4} + \frac{20 ka}{5 ka} |v| = 5v$$

$$R_{L} = \frac{1}{4} + \frac{1}{20} + \frac{1}{4} + \frac{1}{20} + \frac{1}{4} + \frac{$$

(

Veoj

A

· Differential ampli Her:

[Que: Draw me differential amplituler and Drive an expression for [Common mode Rejection Natio]

- 14 -

Definition: A cerawit that amplitudes the difference between two Input signals is called a difference cord differential amplituder. Use: Used in Instrumentation which and Industrial applications.

Significance: importance of pittorenaul amplifior is better able to reject common mode (noise) voltage than single I/P concents



The nodel equation at 'a' $\frac{V_3 - V_2}{R_1} + \frac{V_3 - V_0}{R_2} = 0$ V3 -V2 +V3 -V1 A A AL R2 - $\frac{V_3 - V_1}{R_1} + \frac{V_3}{R_2} = 0$ (2)

Rearrange the equations () and ()

 $\begin{bmatrix} \frac{1}{R_1} + \frac{1}{R_2} \end{bmatrix} v_3 - \frac{V_2}{R_1} = \frac{V_0}{R_2} - \mathbf{I}$ $\left[\frac{1}{R_1} + \frac{1}{R_2}\right] v_3 - \frac{v_1}{R_1} = 0$ Sub (3)-(4) $\left[\left(\frac{1}{R_1} + \frac{1}{R_2} \right) V_3 - \frac{V_2}{R_1} \right] - \left[\left(\frac{1}{R_1} + \frac{1}{R_2} \right) V_3 - \frac{V_1}{R_1} \right] = \frac{V_0}{R_2}$ $\begin{pmatrix} \frac{1}{R_{1}} + \frac{1}{R_{2}} \\ \frac{1}{R_{1}} \\ \frac{1}{R_{1}} \\ \frac{1}{R_{1}} \\ \frac{1}{R_{1}} \\ \frac{1}{R_{1}} \\ \frac{1}{R_{1}} \\ \frac{1}{R_{2}} \\ \frac{1}{R_{2}}$

$$V_0 = \frac{R_2}{R_1} \left[V_1 - V_2 \right]$$

roltage

$$a_{ai}p_{Ab} = \frac{Vo}{VI - V2} = \frac{RL}{R_1}$$

Conclumm:
These cerait useful for detecting Very Small difference in signals
since the gain $\frac{RV}{R_1}$ can be chosen to be very large.
For example , if $R_2 = 100R_1$, then the Small difference
 $VI - V_2$ is amplified to times.

1-15-

Difference mode and Cemmon mode gains

Let
$$V_0 = \frac{R_2}{R_1} \left[v_1 - v_2 \right]$$
, if $v_1 = v_2$, the opposition of $v_0 = 0$
for ideal opposity.

But pratical op-amp, VI=V2, We wont get Vo=0 due to commun mode component of I/p signal (vojtuje)

For example: Vo will have different Value
Carrie)
$$V_1 \equiv 1cop_{4V}$$
, $v_2 = 50 MeV$.
(ii) $v_1 = 1coop_{4V}$, $v_2 = 950 \mu v$.

in Boto the causes difference (VI-V2) = 50 MV But output is different, due to average voltage of I/psignals. matis called common mode Signal.

$$\frac{V_{cm 2}}{V_{cm 2}} = \frac{V_{1} + v_{2}}{2}$$

$$\frac{\frac{150}{2}}{\frac{1970}{2}} = \frac{75}{2}$$
For the differential amp.

if $v_1 = v_2$, but voltage at thode is and b' are different becase $q \equiv \frac{2!p}{\pm \frac{p}{p}}$ Resistance at forem V_2 source is $\equiv R_1$ and $k = V_1$ source is $\sim (R_2 + R_3)$. The voltage at the pulitive terminal slightedy grater than Nepabive terminal. So out is Not 2000

The off there for must be expressed as

$$V_{0} = A_{1}V_{1} + B_{2}V_{2}$$
Where B_{1} is gain when V_{1} is applied, $V_{2} = 0$
 B_{R} " " V_{R} is applied, $V_{1} = 0$.
 $V_{cm} = \frac{V_{1} + V_{2}}{2}$, $V_{d} = (V_{1} - V_{2})$
find V_{1}
 $A^{V}Cm = Y_{1} + V_{R}^{I}$ \longrightarrow
 $A^{V}Cm + V_{d} = 2V_{1}$
 $A^{V}Cm + V_{d} = 2V_{1}$ \longrightarrow
 $A^{V}Cm + V_{d} = 2V_{1}$ \longrightarrow
 $V_{0} = V_{Cm} + \frac{V_{d}}{2} - V_{2}$.
 $V_{2} = V_{Cm} + \frac{V_{d}}{2} - V_{2}$.
 $V_{2} = V_{Cm} + \frac{V_{d}}{2} - V_{2}$.
 $V_{2} = V_{Cm} + \frac{V_{d}}{2} + B_{2} \left[V_{Cm} - \frac{V_{d}}{2}\right]$
 $S_{Vb} (B) A_{Nd} (B) in (D)$
 $V_{0} = A_{1} \left[V_{Cm} + \frac{V_{d}}{2}\right] + B_{2} \left[V_{Cm} - \frac{V_{d}}{2}\right]$
 $V_{0} = V_{cm} \left[A_{1} + A_{2}\right] + V_{d} \left[\frac{B_{1}}{2} - \frac{A_{2}}{2}\right]$
 $V_{0} = V_{cm} - A_{cm} + V_{d} A_{pm}$.
 $V_{0} = V_{cm} - A_{1} + A_{2}$.
 $V_{0} = V_{cm} - A_{1} + A_{2} + A_{2} + A_{2} + A_{2} + A_{2}$

Commin mode Repierin Ratio (CMRR) budefine cmrn)

It is defined as the ratio of difference mode signal to common mode signal is called CMRR and gives the figure of ment p for the differential amplifier.

(7-

For pratice amp CMARinds = 20 log/# / ds.



$$q_{ain} A_{02} = \frac{-R_{f}}{R_{I}} = -\frac{10kn}{1kn} = -10.$$

Registore by source U2 is RI, So Riby Source U2 = 1/cr 11 NI is (Re+RI), so Riby Source U1 = 1/cr + loka

=11KA.

$$A_{D} = \frac{V_{O}}{V_{1}-V_{L}} =$$

 $V_{O} = A_{D} (V_{1}-V_{L}) = -10 (3-2.77)$
=

Differential Amplifier [BJT differential Amplifies Jul Emitter Coupled Definition The Differential amplifier used to amplifies the difference between two Input Signals. It is designed to provide high gain and high TIR impedance. The main purpose of this amplifier is to provide high gain to the difference mode Signal and Cancel the common mode Signal.

Features :

- High Differential Vottage gain
 High CMRR
 High I/p Impedance
 Low offset vottage and winents
 Low offset vottage and windm.
 Large Bandwidm.
 Low off Impedence.
 Low off Impedence.
 Low drift
 Basic Differential Amp [principu].
 It used emitter Couple Configuration
 Transister Oi and Oz are Similler Characteristics
 Rc1 = Rc2
- 4) REI = RE2
- 5) muyanitude of VCC and -VEC are Some.
- 6) Balanced output ampliher.



It has two input terminals, terminal Ba i's me in verting Ilp terminal and Bi i's me non - in verting Ilp terminal. Modes of operation:

Differensial mode of operation



-19 -

Common mode operation

Base of both transistons Bland B2 Jrined togather and connected to a voltre Vern Called Common mode voltage

 $V_1 = V_2 = V_{cm}$, $O_1 and O_2$ forward Forward Brazed and matched, $due \mapsto "Symmetry of the circuts,$ $the current Io divides equely through <math>O_1 and O_2$ $ie Ie_1 = Ie_2 = Io_2$, $Ie_1 = Ie_2 = GF \frac{IO}{2}$, The voltye at Collectors will be $V_{cc} - GF \frac{IO}{2}Rc$ and therefore $Vo_1 - Vo_2 = O$. Even if the Vern Value is Changed, volt-cpe across Collectors will how change. So it rejects Commun mode

Rifferential mole perano - 20 -Vor= (VCC-df IB) SRC ACS Y = 1V, Y2 =0 ; 01-0N, 02-OFF the the entire current flow through al since o, is on , the voltage =+14. at its emitter will be 0.3r. This makes B-E juncim & O2 Reverk Blased and O2 will remain OFF. The collecter voltye of a, ie voi will be (Vec - dF Io Re), Voi = Vec. Council) 24 VI=-IV, V2=0, Con O, will be off and entire current Io will flow thrigh or. The voltage at the common emitty point E' will be 0.71 which makes O, OFF and 02 ON. The collector Volth will be Voi=Vcc, Voz = Vcc-QFIOAC. Conclution : The diff amplifia ie pair responds only to me difference mode signals and Rejett Common mode signals. Differential Amplifier with Active Load The open cercuit voltage quio of an opamp should be as Large as possible and this achived by calcoding gain styles. However, this increase the phase shit to and complifier

becomes more suceptile to bracing out into oscilations.

I Dere to increasing gain by putting hange value & Rc However, mere are kimitatims to use of the maximum Rc. Limitations:

D'Large value of Resistance Requires a Large chip area. D'For large RC, drop arous RC incresses and hence power suppy required to maintain a given quiscent collector current. This difficulties are Circumvented by Using a current formula cy Logd in the place of RC

The circut thus behave as forms and and the

What is the purpuse of using differential proplitic with active Loca? () To provide an high vottope pain to the differential input signal and signle ended up is reporence d to the ground is obtacmed. Depinision: The certain is which the old current forced to equal to input current is called current minor. In a cerait, the output current is the minor image of the

Input cument. - Oland Oz are symmetrical. Current ISINK The Hp current Irof flows more. I Soulo Isme = I SIDK. thrigh the didde connected transistor OI and thus establishes a voltge VCC Inet VERI across Q1. This voltage interm biased developa votte between B-E 4 Icz=Jo -121 CO2. Ie V LE & O2 = IE & O1, which 02 01 is opproximately equal to I ref. SB2 IBI As long as an maintain active repi'm, sei NOEI it collector current Icz = Io = Iref Since the opp currony Io is a reflection of minur of the refronce current I ref. The minner effect is however, valid only for large values of Irep: Ic + IC + IC P2 Analysis ! VBEI/VT __() Ie, = XFIES e $2nq = Ie\left[1+\frac{2}{p}\right] = Ie\left[\frac{p+2}{p}\right]$ Ica = dr Ies e $\frac{2e}{B+2} = \frac{P}{B+2}$ Iref. $\frac{Ic_2}{Ic_1} = e^{\left(UBE_R - UBE_1 \right) / V7}$ form circut VBEI = VBE2 we obtain Since Iref = VCC-VDE VCC $R_1 \stackrel{\sim}{=} \overline{R_1}$ Ic, = Ic2 = Ic = Io from equation 3 for \$ 1772, #150 µ1=p2 = p)(Both the transtr eque) P/B+2 is almost unity

KCL at the collector q O_1 $q_1 vere$ $<math>Iref = Ic + Ig_1 + IB_1$ $= Ic_1 + \frac{Ic_1}{\beta_1} + \frac{Ic_2}{\beta_2}$ $30 Ic = I \cdot Iref$ $ref = f \leq R_1$ $ref = C + Ig_1 + Ic_2$ $ref = Ic_1 + \frac{Ic_1}{\beta_1} + \frac{Ic_2}{\beta_2}$ $ref = f \leq R_1$

Problem in current moner:
BUE: The current moner is to provide a
lion a current with vcc = lov. Assume

$$f = 125$$
 and $VBE 20.7Y$. Determine
 $Value q R_1$
Let $IC = \int_{R_1}^{P} Irq_1 = 10$ mg = $\frac{125}{12572} \times \frac{10V - 0.7V}{R_1}$
 $Irq_1 = \frac{Vcc - VBE}{R_1}$
 $R_1 = q.15 kL$.
Widlar current Saura:
Dowbace to Basic current more
there are q another spit or Ip is $Irret$
 $Armitation q Basic current more is basic by lip is $Irret$
 $Limpton q Basic current more is basic by lip is $Irret$ is much
depension p , if q is the $Irret$ is $first$.
This himitation is a avecant by Including RE in the Emitter least
 $This Armatler them Iet
Io is Smaller them Iet
 $Irret R_1$
 $Irret R_2 = VBE_1 and Consequently current
 $Irret R_2 = Die to RE , VBE_2 < VBE_1 and Consequently current
 $Irret R_1$
 $Irret R_2 = Irret Irr$$$$$$

	Analysis: (willar current some)	
	Let Iciz qEIES e VAEYUT, ICZZ dEIES e	VBE2/VJ
	$\frac{Ratio}{Zc_2} = e^{(VDE_1 - VDE_2)/VT} $ (1)	
•	Take Natural Los on both the sides	
	$l_{n}\left[\frac{T_{c1}}{T_{c2}}\right] = \frac{VBE_{I} - VBE_{2}}{VT}$	
	VT lo [Ici] = VBEI - VBE2.	
	Apply KUL for the emitter knop.	
	VBEI = VBE2 + (IB2 + IC2) RE	
	VBEI-VBEZ = (IBZ+ICZ)RE	$\gamma = \frac{Ice}{Ia_2}$
	= $2c_2\left(1+\frac{Ta_2}{Ta_2}\right)RE$	PIDA = ICA
	$V_{BE1} - V_{BE2} = I c_2 R E \left[1 + \frac{1}{\beta} \right] - 3$	$IB_{2} = \frac{IC_{2}}{f_{1}}$
	From (2) and (3)	(p ()) p
	$\mathcal{I}_{c_2} \mathcal{R}_{\mathcal{G}} \left[1 + \frac{1}{p} \right] = V_T \mathcal{I}_{0} \left[\frac{\mathcal{I}_{c_1}}{\mathcal{I}_{c_2}} \right]$	IQ (TA) 16
	$RE = \frac{VT}{\left(1+\frac{1}{p}\right)Ic_2} l_p \frac{IcI}{Ic_2}$	
	Relation between Ic1 and Iref;	
	Apply KCL at node à at collector of Q1 . Tel ICL	$\int \varphi_1 = \varphi_2 = \varphi_1$
	$Iref = Ic_1 + IB_1 + IB_2 = Ic_1 + \frac{1}{p_1} + \frac{1}{p_2}$	
	$Iref = ICI \left(1 + \frac{1}{\beta} \right) + \frac{IC^2}{\beta}$	may be nepleted.
	Envideor current some, IC2LXICI, there to p	so Ici=Irey
	So Iref= Ici [1+ p], IIci = f+1 Iref \$ 172	VCC-VBE

Improved current source drough :

A good current source meet the requirement

() of amont I. shoud not be dependent upon p. O of Resistance of the current source should be very high

Need for fish Resistance Cument Starra: Redue Common mode gain ' Also, All differential amplifions Invariably use current some as a board. Thus to obtain high vortge gain a large o/p reststance dond is required.

To Reduced dependence on p. (on) increased of Resisture. two current Some is used.

(Acument some with gain.

pva Irg = Ici+ IB3 Int, ZRI = $Ic_1 + \frac{IE_3}{-0}$ 120=202 The IE of 03 18 Ic14 IE3 = IBI + IB2 VIE3 01 02 It3 = IB+IB = 2IB -EB1 But this valio arsa ID2. = (1+p) IB3,Sub Din() ID= 21B 1 JIGZ Irof = Ic1 + IGI 0,202 1+p = Ic + 2 IC // -VEE IBI =IDa=IA P(1+p) Beau mim nu Talle Lon 1 doniscal $2c\left(1+\frac{2}{\rho(1+\rho)}\right)$ Is: Ic ICI=TC $\frac{\rho(H\rho)+2}{\rho(H\rho)} = z \left(\frac{\rho+\rho+2}{\rho(H\rho)} \right)$ Which Len L Lc 1=3 = (#p)103 IC1 2 IC2=20 IE= CHP) Ib $\mathcal{I}_{\mathcal{C}} \left[\rho + \rho^2 + 2 \right]$ Iref = Where Ing = fate Inf Ic = Ia 2 ref = Vcc 1+9+2 RI

Wilson current Somue: specal current somes, less sensitive back
provides outputs current
$$L_0$$
, which is very nearly equal to
I ref and also exhibits a very high output resistante.
Collector current of the order of SLP , we chan by vere resistance in
Anolysis:
I ref $R = 1$
Anolysis:
I ref $R = 1$
Sinte $UBE_1 = VBE_2$
 $Ic_1 = Ic_2$ and $IB_1 = IB_2 = IB$
 $IE_3 = IB + IB + Ic_2 = RIB + Ic_2$.
 $IE_3 = IB + IB + Ic_2 = RIB + Ic_2$.
 $IE_3 = 2\left(\frac{Tc_0}{p} + Ic_2\right) = Ic_2\left[1 + \frac{2}{p}\right]$
 $IE_3 = Ic_3 + IB_3 = Ic_2 + Ic_3$
 $IE_3 = Ic_3 + IB_3 = Ic_2 + Ic_3$
 $IE_3 = Ic_3 + IB_3 = Ic_2 + Ic_3$
 $IE_3 = Ic_3 + IB_3 = Ic_2 + Ic_3$

fum eq Dam (g)

$$\begin{split} \widehat{I}_{c3} \left[I + \frac{1}{p} \right] &= \widehat{I}_{c2} \left[I + \frac{2}{p} \right] \\ \widehat{I}_{c3} &= I_{c2} \left[\frac{p+2}{p} \right] \times \left[\frac{p+2}{p+1} \right] \\ \widehat{I}_{c3} &= I_{c2} \left[\frac{p+2}{p+1} \right] \times \left[\frac{p+2}{p+1} \right] \\ \widehat{I}_{c1} &= \widehat{I}_{c2} \left[\frac{p+2}{p+1} \right] \\ \widehat{I}_{c2} &= \widehat{I}_{c2} \left[\frac{p+2}{p+1} \right] \\ \widehat{I}_{c2} &= \widehat{I}_{c2} \left[\frac{p+2}{p+2} \right] \\ \widehat{I}_{c2} &= \widehat$$

Nnove

The difference $Io - Ireq = \frac{1}{2}$ $Io = \left[\frac{p^2 + 2p + 2 - 2}{p^2 + 2p + 2} \right] Ireq$ $= \frac{p^2 + 2p + 2}{p^2 + 2p + 2} = \frac{2}{p^2 + 2p + 2} \right]$ $Ireq \left[\frac{p^2 + 2p + 2}{p^2 + 2p + 2} - \frac{p^2 + 2p + 2}{p^2 + 2p + 2} \right]$ $Ireq \left[1 - \frac{2}{p^2 + 2p + 2} \right]$ This also

This above equation Shows differe between IO - Inf and the reforme current differ by only a factor which is of the order of 24p². The up Resistance is grater home simple current mirror.

The oppourent IO=Ic2 has how or sensivity to bake currents of transister. Therefore IO=Iref for wilson current Source.

current Repeater (or) multiple current Bourso

When there is a need to supply constant current (Reference) to multiple part & of too a same or different ceraux, multiple ament Bounds are used. This redues the component area, cuit replaces many individual current Source. A single refere current is copied to multiple collectors of froms 1 stord connected in cascado



Eventhingh both the hansisters are identical, Its and Ist it is not possible to have In and Int exactly equal to each other because of the internal imbalance between the two zyps.

consider, inverting amp,

IMA RI by vi=ov, the o/p voltape vo should also he Zero, But, we find that me of p voltage is offset by Vo = IN . Rf

Vo = GCONAX IM-2 = 500mV: The olp is driven to scorry with zero input beaux of bias currents, this is to tally macceptable. Componsation: This effect can be componsated using Rcompresistus has been added non invorting terminal and grown d. The correct Int flowing through the Rcomp develops voltege V, across Rcomp and mereby connicel me voitage V2 at node à.



I/p offset coment:

The Blus Corrent Componsation will work if both blas auto

Ist and IB are equal.

ie Ist = Ist = will bounk dennial since the I/P transistrys can not be made equal, there will always be some small differences between blas currents.

Definition: The input offset current Los is defined as the algebraic sum difference between two input bids currents IBI and IB2 value

 $|Ios| = Is^{\dagger} - Is$

For TAI, IDS = 2000A, Even moush bias current Componsation, offset current will produce an output voltage when the imput voltage V; is zero

$$Vo = Rf \left[I\overline{D} - Is^{\dagger} \right]$$

= Nf Ios

Finding vo Referring Blus consert Componsation concut

Apply Kelat No de a'

$$I_2 = (I_3 - I_1) = I_3 - (I_3 + \frac{Romp}{R_1})$$

 $V_0 = I_2 R_1 - V_1 = I_2 R_1 - I_3 + Rump$.
 $= (I_1 - I_3 + \frac{Rump}{R_1}) R_1 - I_3 + Rum I$.

after a substituing Reamp and some manipulasion

$$\frac{V_0}{V_0} = \frac{R_1}{P_1} \left[\frac{I_0}{I_0} - \frac{I_0}{I_0} \right]$$

Componsasion

(los) = absolute As 190 Indicates may more is noway to predict which of the bias currents will be large Even Rump is provided, Remp of P

Compensation
$$-31 - 14$$

The effect of offset current Rt Rt Rt
Can be minimized by keepins
feed back veristaue small.
Un fee tonally, to obtain
It is $\pi I/p$ impedaes, R_1
 $resi stay R_1$ must also be high
So as to obtain Reasonable gain.
For this situation, the T' Feed back n/w is
 $good$ Solution to minimise the effect current.
This will allow the barge feed back resistance,
while leaping the resistue to grund how; it act of
 $Rt = Rt^2 + 2Pt Rs$
 $Rt = Rt^2$
 $Rt = Rt^2$
 $Rt = Rt^2$

Ilpoffset voltage:

Inspite of the use of ab different Componsation techquies, it is found that the ofp voltage may still not be zero with zoos I/p voltage beauge due to unavoidable imbalances inside the Opemp;

Definition: It is defined as the amount of the input witage that should be applied between two input terminals in order to force the output vartage to zero Effectof affect voltage at opp voltage







We see no effect of Vive on the Ilp of Invand non-inversion when vi=0, the choice (D) and (C) circut become like this.



The voltop of UD is $V_2 = \begin{bmatrix} R_1 \\ R_1 + R_2 \end{bmatrix} V_0$.

$$V_0 = \begin{bmatrix} R_1 + R_4 \\ R_1 \end{bmatrix} V_2 = \left(1 + \frac{R_4}{R_1}\right) V_2$$

Since
$$\{V_{ius}\} = |v_i - v_2| \text{ and } v_i = b$$

 $V_{ius} = |o - v_2| = v_2$
or $|v_0 = (1 + \frac{N_1}{R_1}) v_{ius}$ old affset vottge up op and p
in closed - loop configuration.

Total cutput offset voltage betined or the
Detinition
Total cip offset voltage betined or the
Sum of that cip offset voltage betined or the
TIP offset voltage and reput cip voltage
due to bras current TB
NoT =
$$(1+\frac{R_{T}}{R_{1}})$$
 viss + Rf TB.
However, with Rcomp in the ext is the total of profilest
VoT = $(1+\frac{R_{T}}{R_{1}})$ viss + Rf TB.
However, with Rcomp in the ext is the total of profilest
VoT = $(1+\frac{R_{T}}{R_{1}})$ viss + Rf TB.
However is given by
VoT = $(1+\frac{R_{T}}{R_{1}})$ viss + Rf Tos.
Creft for nullity the
Definition of the with profilest and 5 and
the wiper be conneared to pin 4.
The position of the wiper is adjusted
to mulify the oil offset voltage.
R22.
Recomp

Thermal pritt : Blas current, offset current and offset votre change with temperature. A circuit carfuly polled at 25° may not remain so when the temp risies 35° c. This is alled drift Redue: carfuldesign of pick, forced air currents stabilize the temperature.

Ac chameronisms

The factors that influence performance of Opamp when Ac input signal is applied are Ac performance characteristics important characteristics

. 24.

() Frequency Response of Op-amp () Stephillay of Opamp () Frequency Compondation of op-amp () shew rate of Op-amp

Frequency Response of opamp:

For an Ideal opemp should have Infinite BW. This means that ritits open-loop gain is go'do with designal, it & gain should remain the same gods through Acsignal and on to higher radio frequencies. The pratical opemp decreases at higher frequese. The way in which the gain of the opemp responds to frequency is called as frequency response.

The decrease in gain is due to the Capacitive Componentin equivalent ceraut & openp. This capacidane due to physical Characterismu & device (BUT OF FET) used in the internal Construction of openp

The single capactor c representing all capacidance effect induces one conner frequery. This model represent high frequery model of the openp with one corner frequency



High forequeny model of opamp with one corres frequely.

For pratical opamor Freque of gaint. CHighos Douet Capacidane affect physical charaton & BTT & FET

The open loop gain with single come frequely is obtained by as No = - Ĵxc

$$A = \frac{V_0}{V_d} = \frac{-j \times c}{R_0 - j \times c} A_{02}$$

Sub
$$X_{c} = \frac{1}{2\pi f_{c}}, -\hat{J} = \int and \hat{J} = \sqrt{-1}, \hat{J}^{2} = -1$$

$$A = \frac{-j}{2\pi f c} \cdot AoL$$

$$Ro - J \left(\frac{j}{2\pi f c}\right)$$

$$= \frac{-\hat{j}}{2\hat{n}fc} + AuL$$

$$= \frac{-\hat{j}}{2\hat{n}fc} + AuL$$

$$= \frac{1}{3} A_{0L}$$

$$= 1$$

$$= \frac{1}{j 2 \pi f R_0 C - j^2} A_0 L$$

$$A = \frac{1}{1 + j 2 \pi f R_0 C} A_0 L$$

This can be rewritten as

$$A = \frac{A \cup L}{(+j) \left(\frac{F}{F_{i}}\right)} \quad \text{Where } f_{i} = \frac{1}{2\pi\kappa_{0}} is me$$

$$\frac{1}{2\pi\kappa_{0}} Curner freque$$

The mapanitude and phase angle of A is

$$|A| = \frac{A_0 \Box}{\sqrt{1 + \left(\frac{f}{F_1}\right)^2}} \text{ and } \beta = -\tan\left(\frac{f}{F_1}\right)$$

$$A = \frac{A_{0} \bot}{\left(1+j\left(\frac{f}{F_{1}}\right)^{-1} \left(1+j\left(\frac{f}{f_{2}}\right)\left(1+j\frac{f}{F_{3}}\right)\right)}, 0 \angle f_{1} \angle f_{2} \angle f_{3}.$$

Approximation of open luop gain V& freque curve

- + open laup frequy Response is fat (gods) form low frequery to 200 KH2, the first breek freque, freque
- * From 200KH2 to 2mH2, gain drops form gods to Fods, Which is at -20 da/decede
+ frequy 2mH2 to 2mH2, the gain rull-off rate is -4000/ deade.





Bi-
Firequency Comparison Techniques
How we need D langer Borndwidth and body Choled
hop sais.
* External Companyations
* Internal Companyations. The companyations rilow
alter the open-loop gois both of the nol-off rate is -2ede/deele
ever a wide comparison to
* Dominant-pole companyations.
Deminant-pole companyations.
Deminant-pole companyations.
Deminant-pole companyation
is carried out by introducing
Dominant pole by adding RC-network
is being with op-any.
The companyated Transfer function A' been nee

$$A^{I} = \frac{Vo}{V_{1}}.$$

$$Y_{0} = -\frac{j \times C}{R-j \times C}$$

$$Merce - j = \frac{1}{r}, \ j = \sqrt{-1}, \ j^{2} = -1, \ \chi c = -\frac{1}{2\pi Rc}.$$

$$A^{I} = \frac{Vo}{V_{1}}.$$

$$Find Vo$$

$$A^{I} = \frac{Vo}{V_{1}}.$$

$$A^{I} = \frac{AoL}{(1+j\frac{L}{V_{1}})(1+j\frac{L}{V_{1}})(1+j\frac{L}{V_{1}})(1+j\frac{L}{V_{1}})}.$$

$$Find the theorem of the second provide the second provides the second p$$

The value of for from Romal are selected such that, its slope passes tomugh the first corner frequency for This is done by Introducing a pole (demominate polynomial in A') of for so the gain has single roll-off -20 ds/dec as compared with three roll-offs in an encompondated op-amp. Dissolvents: The module to an a

Disadvantif: It reduces the open-deep BW drashally But the noix immunity of the system is improved since the noise frequy components outside the BW are diminated.

pole-2000 Componsanon

0. Comprossettion, 1 f2 f3 f(1ugster Gain Vs frequent anne for prominant pole

Pole zon amponsation Epctinition? The pommont pole compos Schim has drawback mut, "

because of inproduction of for, Berndwidth reduce drashically. o me Reduction in Berndwidth Cambe improved by adding both pole and a zero. mis technique is called pole-zero componsation.

Compansati in

		-38- pole-200 componsanos
	Here Z1= R1, Z2= R2-JXC2 -()	$\frac{21}{\hbar}$
-M	The componsated to another function p'	s giron RI Mino
	$A' = \frac{V_0}{v_i} = \frac{v_0}{v_a} \cdot \frac{V_a}{v_i} = 2$	And V2 R2 VO
	Ve = AOL and Vo depends on Z1 and	zg Apply - Icz
	potennial divider pur at node Nº 70 ;	Vin the second s
	$\frac{V_0}{V_A} = \frac{Z_2}{Z_1 + Z_2} \qquad \qquad$	Where $f_1 = \frac{1}{2 \overline{\eta} R_2(2)} , f_0 = \frac{1}{2 \overline{\eta} (R_1 + R_2)^{1/2}}$
	sub () in () $\frac{YO}{V_2} = \frac{R_2 - \hat{J} \times C_2}{R_1 + R_2 - \hat{J} \times C_2}$	$\frac{v_0}{v_n} = \frac{1+j\left(\frac{f}{f_1}\right)}{1+j\left(\frac{f}{f_2}\right)} \qquad \qquad$
	$= R_2 - j \cdot \frac{1}{2\pi f c_2}$	Sub equin (4) mi 2 = AoL 10 equan m (2) men
	$R_1 + R_2 - J = \frac{1}{2\pi f C_2}$	A'= Aoc 1+j+
	$= \frac{2\pi f(2R2 - j)}{2\pi fyr}$	$(1+j\frac{4}{4})(1+j\frac{1}{4})(1+j\frac{1}{4})(1+j\frac{1}{4})(1+j\frac{1}{4})$
	$= \frac{1}{2\bar{u}f(2R) + R22\bar{u}f(2-\bar{J})}$	in p = Aoc
	21702	(1+j =)(1+j =)(1+j =)(1+j =)(1+j =)
	$= 2\pi f c_2 A_2 - \hat{J}$	conclusion (2) aim 02 for filler 2 leg
	211 fc2R1 + R2 211f(x-j	Thus me componisated Transfer function
	$j = \frac{1}{2} , j^2 = -1$	A' phows the inproduction of a zero at Corner freques fi (1+j f.). so !
	= 24f(2 R2 + f	slope of new frequy to pusses ?
	$2\pi f(aR) + Ra 2\pi f(a + \frac{1}{j})$	through f2, as a pole was into
1:00	$z j 2 \overline{1} f c_{2R2} + 1$	The component Values are selected
~	janf (ar, + jr221) f(2+1	Such mat, the slope is made
	$\frac{=}{\frac{1}{12}} = \frac{1+j(\frac{2}{7})}{1+j(\frac{2}{7})}$	to pass through for rapier tum fi.



Slewrate

040

Definition: It is defined as the maximum rate of change of o/pvortage caused by a step input vortage and Usually specified in V/Ms

$$SR = \frac{dvo}{dt}$$

Meaning of slew Rate: (It tells how fast a op-amp of p changes to have given input voltripe) for ideal op-amp. Slewrate is infinite. So but of p voltage responde instankneously. to any change in raput vottage. But the pratical op-amp the ofp voltage do not respond immediately with respect to input vottage due to slew rate.

Example

Appamp with IV/Hs slewrate means that the o/p rises or falls by IV in one minosecond. Similarly, a op-and with 1000V/Hs slewrate means, the o/p raises or faus by 1000V in one minos second of time (ie) response immediately.

Slewrate is frequeny related and function to temperature and generally decreases with an increase in temperature.

What Causes Slew Rate?

Usually a Capacitor within or outside op-amp to prevent oscillations. It is this capacitor which prevents the output voltage form responding immedity to a fast Changing I/P. The rate at which the voltage consis the capacita changes is given an slow rate

 $SR = \frac{dv_0}{dF} = \frac{dv_c}{dF} = \frac{I_{max}}{C}$ I maximm current flowing Room to Capacitor (

From equation, for obtaining faster show rate rop-amp
Should have either a higher current or a small
Company sating Capacitur
Example: FOR 741 IC, hu maximum current flows
is limited to about 15, lis, and A 30 pF internal
Capacitur Ci is used for frequency Company Achim
There for Slow rate is

$$SR = \frac{dvc}{dt} = \frac{1}{dt} = \frac{1}{Cr} = \frac{15Ms}{30pF} = 0.5V/rut}$$

 $SR = 0.5V/rus is Slow speed op-amp.
 $SR < 1000 M/Hs = 5lowsspeed op-amp.$
 $SR > 100 V/Ms = 5lowsspeed op-amp.$
 $V_{M} = 2m Slowsspeed op$$

 $SR = \frac{2 fif vm}{10^6} v/Ms.,$

In the above equation, dight hand side parameter is hess than shew rate of op-amp, then output will be distorted. If frequeny or amplitude of I/psisnal is increased to exceed the slew rate of op-amp, the Op will be distorted.

How to obtain un distutte olp: Thus the maximum I/r for query fmax at which we can Obtain an undistorted output voltage of peak value Vin is given by (fmax EH2) = Slewbak X106 6.28 X VM

It is the maximum for quy of a large amplitude sine wave with which op-amp can have without distustion

Exmple? Oue: The old op-anop voltye followis toimsur wave for a square wave I/P of focquy 2mH2 and 8V peak to peak Amplitude. What is the slew rate of OP-anp?

Slewrate 18 defined as me maximm rap q chanse of the output.





Metrods to 100 prove the slew Rate

The gaio BW product of Op-amp is given by

Fr =
$$\frac{5m}{2\pi c}$$

S: $2\pi \frac{Ta(sat)}{9m} \cdot f_t$

14

From me above exp , the methods of improving slew rate

1. Increasing ft -> TO Increase ft, the internal Capacitor value must be reduced.

4) Frequeny Componsation canhourd

PNM: A 741C Op-amp 12 used as inverting amp with a jain of 50. The volge scrip Vs freque and 741 is flar uph 201042. what maximm peak to peak input sister can be applied with all distarting the app

Shaw rake for 741 E is 0.5 v/us, 80 may 0/P voltge at $0.5 = (2\pi)(20\times10^3)(vm)$ 10^6

> Vm: 3.58 peque Vo: 7.96 v partmer

Find he max frequy for an opamp with sine wave output vottage lov peak and slew rate is 2v/us

$$SR = \frac{2 i f v_m}{10^6} v/MS$$

$$f_{mux} = \frac{SR \times 10^6}{2 \times T \times vm} H2 = \frac{2 \times 10^6}{2 \times T \times vm} = 31.83 KH2$$

2) what is the advantges of current mime?

- 1) Keep the ofp current constant repordles of lucing
- 2) of auront not affected by my other external parameters
- 3) It can alt as a active Load, there by producing have differential mode gain and thus CARR 4) occupies hers space in an IC compare to Rehoad i'm passive Load Carait. Define DSRR: Dower supply reighting Yaking I his I have

Define pskr: power supply rejection ration: It is defined as the change in I/P offset voltage Vio with change in supply voltage is given by <u>AVio</u> <u>AV.</u> VITTUA grand Centepi to Inverting goop

45



In the above circut vi is connected to grand, SOVIED. Thus ve also will be be at grand potential.



Le It needed to analyze the op-amp when negative feedback is employed. It will simply a lot of Calebaring and derivations.

me va Voltape is approximately zero, not able to sme Infinite current. A Differential amplifier has CMRR = 1000 · Differential imputs Viellcouv and Va: gover · calulate me difference in output vottle if me differential goin AD = 25000

VIE 11WAV VAE gWAV, CMRR=1000, AD = \$5000

$$Vo = Ad Vid + Ac Vic$$

$$Vo = Ad Vid \left[1 + \frac{Ac}{Md} + \frac{Vic}{Vid} \right]$$

$$= Ad Vid \left[1 + \frac{1}{(Ad/Ac)} + \frac{Vic}{Vid} \right]$$

$$Vo = Ad Vid \left[1 + \frac{1}{CMRR} + \frac{Vic}{Vid} \right]$$

$$V_{1} = \frac{V_{1} + v_{2}}{Q} = \frac{1100 + 900 \mu v}{2} = \frac{2000}{2} = 1000 \mu v.$$

$$V_{0} = \frac{1}{25000} \cdot \frac{200}{1000 \mu v} \int 1 + \frac{1}{1000} \cdot \frac{\frac{5}{1000 \mu v}}{\frac{200}{200 \mu v}}$$

$$= 25000 \times 210 \left[1 + \frac{5}{1000} \right]$$

= 5000000 [1.005]

Vo = 5025000 AV.

Explain me signifacance of virtual ground.

In opamps the term virtual grand means that the voltage at that pain allow node is almost equal to ground vortage (ov). It is not physically "Connected to ground.



tree offset convert, This will allow the large fear hack

resistance while keeping the registance to grand low, and it act like a single fred back resister.



3) Input offset voltege

between the input terminals in order to force the output voltage to zero.

Vios applied between
Ine IIP terminal to make the opp is
Zero.
For anyoning and put inverting opping
The effect of Vios when
$$V_1 = 0$$
, the cirall becomes like
below.
The vortice at V_2 is
 $V_2 = \begin{bmatrix} P_1 \\ P_1 + P_2 \end{bmatrix} V_2$
 $V_2 = \begin{bmatrix} P_1 \\ P_1 + P_2 \end{bmatrix} V_2$
 $V_1 = V_2 \begin{bmatrix} P_1 \\ P_1 + P_2 \end{bmatrix} V_2$.
Since $V_{10S} = \begin{bmatrix} V_1 - V_2 \end{bmatrix}$ and $V_1 = 0$.
 $V_1 = V_2 \begin{bmatrix} P_1 \\ P_1 + P_2 \end{bmatrix} V_2$.
Since $V_{10S} = \begin{bmatrix} V_1 - V_2 \end{bmatrix}$ and $V_1 = 0$.
 $V_1 = V_2 \begin{bmatrix} P_1 \\ P_1 \end{bmatrix} V_2$.
Total off offset vorticipe : Sum of off offset up to the due
to TIP offset vorticipe : Sum of off offset up to the due
 $V_0 = \begin{bmatrix} P_1 + P_2 \\ P_1 \end{bmatrix} V_0 S + P_1 S B.$
with Recomp : $V_0 = \begin{bmatrix} P_1 + P_2 \\ P_1 \end{bmatrix} V_0 S + P_1 S B.$
with Recomp : $V_0 = \begin{bmatrix} P_1 + P_2 \\ P_2 \end{bmatrix} V_0 S + P_1 S B.$
With Recomp : $V_0 = \begin{bmatrix} P_1 + P_2 \\ P_1 \end{bmatrix} V_0 S + P_1 S B.$
With Recomp : $V_0 = \begin{bmatrix} P_1 + P_2 \\ P_2 \end{bmatrix} V_0 S + P_1 S B.$
With Recomp is the off offset vortice P_1 is and
the winges be connected to P_1 is P_1 is P_1 .
 $V_1 = \begin{bmatrix} P_1 & P_2 \\ P_1 & P_2 \end{bmatrix} V_0 S + P_1 S B.$
 $V_1 = \begin{bmatrix} P_1 & P_2 \\ P_1 & P_2 \end{bmatrix} V_0 S + P_1 S B.$
 $V_1 = \begin{bmatrix} P_1 & P_2 \\ P_1 & P_2 \end{bmatrix} V_0 S + P_1 S B.$
 $V_1 = P_1 = P_1 (P_1 = P_2) P_1 (P_2 = P_1) P_2 (P_2 = P_2) P_2 (P_2 = P_2)$

Ac characterisiics: The factors that influence performance of Opamp when Ac input sisnal is applied are Ac performance charactoristics Important characteristic are; D Frequency Response @ slew rate 3 stubility. 9 @ Frequeny componsation, 1> Frequency Response: The variation of operating frequency will case Varasimin quin mupanitude and its phose angle. The way in which the gain of the operator responds to different frequencies is called frequency Response. * Why does op-ampguin decreases at high frequency ? At higher frequencies, the internal junchim Capacitor of fransish come into play, thus reducing the output and therefore gain is decreases if frequency is increased, capacitive Let $XC = \frac{1}{2\pi fc}$ Reactance decreases so it by pass the majarity of olp. 20 goin decreers at higher frequery Figure below shows the low frequency model with capacitor c'at out-put to represent the capacitor effect. The open loop gain with single NOIR şri t Vd corner frequeny is given by if VIOV $\left| A \right| = \frac{1}{\sqrt{1 + \left(\frac{p}{f_{1}}\right)^{2}}}$ possible The mapanitude Drive a the equanion phase $\varphi = -tam^{-1}\left(\frac{f}{R_{1}}\right)$ Mapanitude Response refer NOFB Gain A= AUL 1+3(+) 2010g AOL Form Response D 1,3dB f 22 fl, the maponitude gain is 1 Alds 20 log AOL.IndB f= f1, the gain is 3dB down from the dc value of AOL indB P This frequery is called corner Fegy. f7f1, the quin decreas at the rate of - 2003 decade,

phase characterisma



The tran Approximation of open hop quin V& frequy Response aurve



Conclution: From above characteristics, as frequency is increased catalong effect of RC pairs Come into effect and roll-offrate increased successively by - 2003 / decade at each corner foreguy, Each RC pole pair also introduc a lagging phase of maximum up to -90°

Transfer function of opporp with more Corner frequency is given by

$$\frac{A \circ L}{1 + j\left(\frac{f}{F_{2}}\right) \left(1 + j\left(\frac{f}{F_{2}}\right) \left(1 + j\left(\frac{f}{F_{3}}\right)\right)}$$

slew Rate:

Detinition It is the rate at which the opamp can detect. Vottage changes

> The rate at which the voltage across the capaciter Changes is given us slew rate.

 $SR = \frac{dvo}{dt} = \frac{dvc}{dt} = \frac{Lonex}{c}$ $\frac{Incx:=mutimum}{current Howing}$ frum to capacitor

Moter For ideal opamp slew Rate is a , so the ofp voltage responds on changes instantaniously to any change in I/p but pratical opamp, the output voltage does not respond immediately with respect to I/P voltage change due to slew rate. What causes the slew rated: Because of capacitor is inside or outside opamp prevents the output voltage from responding immediately to a fast changing the I/P voltage.

Note: For MA741 Slew Rate is 0:5 v/ps it means that output raises or falls by 0:5 v in one microseconds

Effect of slew Rate for square wave as ElP



ACL = It RI, Rf 20, RI=D. with respect 10 grand.

So ACL= $1 = \frac{vo}{v_i} = \frac{vo}{v_s}$.

if vo=Vs, indicate the opportage Vo Just follow the I/P But the slew rate limit the porfermance as the frequency of I/P signal increases,





Effect of show we rate for sine wave Il

If the openop is operated above its slew rate limit, Signals will been me distorted. it can be see by took using Sine wave foons. Let VE= Vosionet Vo = Vm Sinwt dvo = Vm w coswt $SR = \frac{dvo}{dt} / mgy = w \cdot Vm$, ie max Rate of change of OIP occurs when coswt 2] = SR= 2717 Vm V/S, Slew Rate Calilation, SR: 2/1 frm v/HI, f=H2, peak voter ge= 10 + worth V vot is required For ex: an opamp with stere rate of 27 fv require quired ved wave for reducel get mansular (The limit of opamp showing distortion)) NOTE: If the frequency of openmp even less able to Keep up and there fore the complitude of the old wave form will decrease. may algo slew Bati, not times be linear over the whole rage but it can raise and fall

Applications OF OPERATIONAL AMPLIFICA UNIT - II INTRODUCTION: Two types of Applications. 1. Linear Applications => 0/p voltage varies linearly with respect to i/p voltage > Negative flb is used from the amplifier ofp to inverting i/p terminal => Examples: Voltage follower Adder, subtractor, Instrumentation amp. Integrator, differentiator Applications : => a flb is provided from of to X. Non-linear non-inverting ilp terminal or to the investing i/p terminal using non-linear elementi like diode transistors etc., =) Éxamples: precision rectifier, log & antilog amplifiens Comparatory, Schmitt trigger circuit. Two assumptions are used to simplify the analysis & Op-amp circuit (i) zero ilp Current = (ie) I drawn by either & ilp terminal is zero (ii) Virtual Ground > Differential ip Voltage Va blu two

Example:
If
$$1/p \vee ix 10 \vee x A_{DL}$$
 (open loop gain) is 10^{4} , then
 $N_{0} = V_{d} A_{DL}$
 $N_{d} = \frac{V_{0}}{A_{0L}} = \frac{10}{10^{4}} = 1m \vee$
As $A_{0L} \rightarrow \infty$, $V_{d} \rightarrow 0$ & realistically assumed to
be zero for analyzing the circuit.
 $V_{d} = \frac{V_{0}}{A_{0L}} = 0$
 $A_{0L} \rightarrow \infty$, $V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} - \sqrt{2} = 0$ $\therefore V_{1} = \sqrt{2}$
 $V_{1} = \frac{R_{1}}{R_{1}} = \frac{R_$

PHASE SHIFT CIRCUITS

A phase shifter circuit is one in which all signals are transmitted from i/p to 0/p without change in amplitude but the circuit introduces a phase shift as signal transmith from i/p to 0/p.

$$\begin{array}{c} \begin{array}{c} R_{1} \quad \overline{\Gamma_{2}} \quad \sqrt{A} \quad \overline{\Gamma_{2}} \quad \sqrt{A} \\ \hline \Gamma_{2} \quad \sqrt{A} \quad \overline{\Gamma_{2}} \quad \sqrt{A} \\ \hline \Gamma_{2} \quad \overline{\Gamma_{1}} \quad \overline{\Gamma_{1}} \quad \overline{\Gamma_{2}} \\ \hline V_{1} \quad \overline{\Gamma_{1}} \quad \overline{\Gamma_{1}} \quad \overline{\Gamma_{1}} \quad \overline{\Gamma_{1}} \\ \hline V_{1} \quad \overline{\Gamma_{2}} \quad \overline{\Gamma_{1}} \\ \hline \Gamma_{1} \quad \overline{\Gamma_{1}} \quad \overline{\Gamma_{2}} \\ \hline \Gamma_{1} \quad \overline{\Gamma_{2}} \\ \hline V_{1} \quad \overline{\Gamma_{2}} \\ \hline V_{1} \quad \overline{\Gamma_{2}} \\ \hline V_{1} \quad \overline{\Gamma_{1}} \\ \hline V_{1} \quad \overline{\Gamma_{2}} \\ \hline \Gamma_{1} \quad \overline{\Gamma_{1}} \\ \hline \Gamma_{1} \quad \overline{\Gamma_{2}} \\ \hline \Gamma_{1} \quad \overline{\Gamma_{1}} \\ \hline \Gamma_{1} \quad$$

 $- \frac{VB(S)}{SCP(1 + \frac{1}{SCP})} \frac{SCP(\frac{SCP+1}{SCP})}{\frac{SCP(\frac{SCP+1}{SCP})}{\frac{1+SCR}{1+SCR}}$

3

2

from branch R₁,
$$T_{2}(s) = \frac{Vin(s) - Va(s)}{R_{1}} = \frac{Vin(s) + Va(s)}{R_{1}}$$

from branch R₁, $T_{2}(s) = Va(s) - Vo(s)$
 $\frac{Va(s) - Va(s)}{R_{1}} = \frac{Va(s) - Vo(s)}{R_{1}} = \frac{Va(s) - Vo(s)}{R_{1}}$
 $\frac{Va(s) - Va(s)}{R_{1}} = Va(s) \left[\frac{1}{R_{1}} + \frac{1}{R_{1}}\right] - \frac{Vin(s)}{R_{1}} = \frac{Va(s)}{Sub} egu(s)$
 $\frac{Vo(s)}{R_{1}} = Va(s) \left[\frac{1}{R_{1}} + \frac{1}{R_{1}}\right] - \frac{Vin(s)}{R_{1}} = \frac{Vin(s)}{Sub} egu(s)$
 $\frac{Vo(s)}{R_{2}} = \frac{Vin(s)}{1 + sc_{R}} \left[\frac{R_{1} + R_{1}}{R_{1}R_{1}R_{1}}\right] - \frac{Vin(s)}{R_{1}}$
 $Vo(s) = R_{1} \left[\frac{Vin(s)}{R_{1}R_{1}R_{1}}\left[\frac{1}{(1 + sc_{R})}\right] - \frac{R_{1}}{R_{1}}\right]$
 $= Vin(s) \left[\frac{R_{1} + R_{1}}{R_{1}}\left[\frac{1}{(1 + sc_{R})}\right] - \frac{R_{1}}{R_{1}}\right]$
 $= Vin(s) \left[\frac{R_{1} + R_{1}}{R_{1}}\left[\frac{1}{(1 + sc_{R})}\right] - \frac{R_{1}}{R_{1}}\right]$
 $Se(ect R_{1} = R_{1}$
 $Vo(s) = Vin(s) \left[\frac{2}{1 + sc_{R}} - 1\right] = Vin(s) \left[\frac{2 - 1 - sc_{R}}{1 + sc_{R}}\right]$
 $\frac{Vo(s)}{Vin(s)} \Rightarrow \frac{1 - sc_{R}}{1 + sc_{R}}$
 $\frac{Vo(w)}{Vin(w)} = \frac{1 - jwCR}{1 + jwCR}$
 $\frac{Vo(w)}{Vin(w)} = \frac{1 - jwCR}{1 + jwCR}$
 $\frac{Vo(w)}{Vin(w)} = \frac{1 - jwCR}{1 + jwCR}$
 $\frac{Vo(w)}{Vin(w)} = \frac{1 - jwCR}{1 + jwCR}$

Voltane Conhelled Cwnont Some File

Voltage & Current Converter with Arounded load
Here, One and g load receiver with Arounded load
Here, One and g load receiver
$$\mathbb{R}$$
 Vi R
RL is grounded, It is
also known as 'Howland Current
Converter's from the nome g
its inventor.
Analyzis:
Let Vi be the voltage at node 'a'.
Apply kVL, we get $i_1 + i_2 = i_L$
 $\frac{V_1 - V_1}{R} + \frac{V_0 - V_1}{R} = i_L$
 $\frac{V_1 - V_1}{R} + \frac{V_0 - V_1}{R} = i_L$
 $V_1 + V_0 - 2V_1 = i_L R$.
 $\therefore V_1 = \frac{V_1 + V_0 - i_L R}{2}$
Since op-omp is used in nom-inverting mode, the
gain of the circuit is $A = l + \frac{P_1}{R_1} = l + \frac{P}{R} = 2$
 $\therefore 0/p$ voltage is $V_0 = 2V_1$
 \therefore from equ 0 , $V_0 = V_1 + V_0 - i_L R$
 $V_1 = \frac{V_1}{R}$.
 $\sum (load I)$ dependent
 $i_L = \frac{V_1}{R}$.

Adv: Adv: Az ilp Z & non-inverting amplified is very tig: this circuit has advontage & drawing very little current from smille

-9 -ADDER [Inverting ADDER DD Surromer Now from Ilpside , Aprig KCL $T_{l} = \frac{V_{l} - V_{d}}{R_{l}} = \frac{V_{l} - 0}{R_{l}} = \frac{V_{l}}{R_{l}}$ $I_2 = \frac{V_2 - V_0}{R_2} = \frac{V_2 - 00}{R_2} = \frac{V_2}{R_2}$ $\frac{f_3}{R_3} = \frac{V_3 - V_2}{R_3} = \frac{V_3 - V_3}{R_3} = \frac{V_3}{R_3}.$ 64 I= II+12+23. [I/p 51de] Let $I = \frac{V_{A} - V_{O}}{P_{f}} = \frac{O - V_{O}}{P_{f}} = -\frac{V_{O}}{P_{f}} - \frac{C}{C}$ From output side sub'. O, Q, B, B in equation () $\frac{-N0}{R_{f}} = \frac{N1}{R_{1}} + \frac{V2}{R2} + \frac{V3}{R3}$ $v_{0} = -\left[\frac{R_{1}}{R_{1}}v_{1} + \frac{h_{2}}{R_{2}}v_{2} + \frac{k_{1}}{R_{3}}v_{2}\right]$ The Restatue RI=R2=R3=Rf $V_0 = -\left[\frac{R_1^{\prime}}{R_1}v_1 + \frac{R_2^{\prime}}{R_2}v_2 + \frac{R_2^{\prime}}{R_2}v_3\right]$ $V_0 = -[v_1 + v_2 + v_3]$ my -75 03-22 P Summ Rausson FRUS

10 SUBTRACTOR (a) Difference And mm TO Find Relation VIM between I p and olp Let us use V2 pr. J Subd bosition by under VI=acting, V2=0, OIP is VOI [Inverting Amp] Assume V2 actives, VIED, olp is VO2 cause() with N2=0, cirat act as inversing Donp. belino pence / voi = with VI=0 the circuit reduces to cores i 200 Apply vortage providentice JIZO.N MET VA to me IIP V2 100P. R .V2-0 R2+R 32 VB= I= VA = VB - @ and I = V02 - VA (V02 - VB sub equation NB in equation (4) foiside equate (2 and 3) VB = - 102 - VB ; e Hence using super posinin prinque NO= VOI + VOZ VB Pf = VO2-VB $= \frac{-n_{\pm}}{R_{1}} V_{1} + \left[1 + \frac{n_{\pm}}{R_{1}} \right] \left[\frac{R}{R_{2} + R} \right] V_{2}$ BI VB RE +NR = VOZ 11 R1= R2 $= -\frac{r_{4}}{r_{1}} v_{1} + \begin{bmatrix} 1 + \frac{r_{4}}{r_{1}} \end{bmatrix} \begin{bmatrix} \frac{r_{1}}{r_{1}} \\ \frac{r_{1}}{r_{1}} \end{bmatrix} \frac{v_{2}}{r_{1}} v_{2}$ Va [1+ #] = V02 $= -\frac{R_{+}}{R_{1}} v_{1} + \frac{R_{+}}{R_{1}} v_{2} , \quad |v_{0} = + \frac{R_{+}}{R_{1}} (v_{2} - v_{0})$

· Differential amplitier: (or SUBTRACTOR (m) Difference Amp Que: Draw the differential amplituder and prove an expression for [Common mode Rejection halls]

Detinition: A cercuit that amplifies the difference between two input signals is called a difference cor) differential amplitier. Use Used in instrumentation circuls and industrial applications.

Significance : importance of pittoreneual amplition is better able to reject Common mode (noise) voitage than single I/p arout &

Circut consist of I/p Resistane, feed beck registome (R) and Load Resistance RL. RI I/P are Va and YI Since, the lifforensial V20 RI Voltage at the Ilp terminals of the op-amp 18 zero, nodes a and b' are at Same potential, designated as V2

The nodel equation at 'a'

 $\frac{V_3 - V_2}{R_1} + \frac{V_3 - V_0}{R_2} = 0 - \frac{V_3 - V_0}{R_2} = 0$ - 0 13 - + 13 R $\frac{V_3 - \dot{v}_1}{R_1} + \frac{V_3}{R_2} = 0$

otuce

- Vec SRL

- (14-12)

Rearrange me equations () and ()

 $\left[\frac{1}{R_1} + \frac{1}{R_2} \right] \mathbf{v}_3 - \frac{\mathbf{v}_2}{R_1} = \frac{\mathbf{v}_0}{R_2} - \mathbf{O}$ $\left[\frac{1}{R_{1}}+\frac{1}{R_{1}}\right]v_{3}=\frac{v_{1}}{R_{1}}=0$ Sub 3-0 $\left[\left(\frac{1}{R_{1}}+\frac{1}{R_{2}}\right)^{V_{3}}-\frac{V_{2}}{R_{1}}\right]-\left[\left(\frac{1}{R_{1}}+\frac{1}{R_{2}}\right)^{V_{3}}-\frac{V_{1}}{R_{1}}\right]=\frac{V_{0}}{R_{2}}$ $\left(\frac{1}{R_{1}}+\frac{1}{R_{1}}\right)v_{3}-\frac{v_{2}}{R_{1}}-\left(\frac{1}{R_{1}}+\frac{1}{R_{2}}\right)v_{3}+\frac{v_{1}}{R_{1}}=.$ Vo = R= [V1-V2] \$[v1-v2] = Vo

Vo 2 R2 [V1-V2] -15-

voltage		- March	
Qaip.	vo	PL	
AD	ri-re	RI	and the
melunm .	and the second second		

These cercut useful for detections very small difference in signals since the gain Ru/R, can be chosen to be very large. For example, if R2 = 100R, then the small difference YI-Y2 is amplified los times.

Difference mode and common mode gains

Let $V_0 = \frac{R_2}{R_1} \left[V_1 - V_2 \right]$, if $V_1 = V_2$, the oppose of for ideal oppose only. But pratical oppose $V_1 = V_2$, we wont get $V_0 = 0$ due to common mode component of I/p signal ($v_0 \neq u_1 \neq 0$) $F_{11} example$: Vo will have different Value

(i) VI = 1000/1V, V2 = 50/1V (ii) VI = 1000/1V, V2 = 950/1V.

is different, due to average voltage of Ilesignals. In atis called common mode signal.

Not: (important) $\frac{V_1 + v_2}{2}$ For the differential amp, $\frac{150}{2} = \frac{75}{2}$

if VI=V2, but voltupe at the de as and b' are lifferent becase of the Resistance at from Ve source is = RI and a VI source is ~ (R2+R2). The voltupe at the pullive terminal slightery grater them repaire terminal. So out is Not

- 11-NON-INVERTING ADDER Let vottge & node BisvB. Mode A is at same potend. op mat of B, due to visited Vo Masti grown J. Gover y. VA=VB , Esom Ilpside I = VI-VB and V2-VB RI RZ But Ilp current of openp is zero $\frac{v_{1} - v_{1}}{R_{1}} + \frac{v_{2} - v_{1}}{R_{2}} = v_{2} \left[\frac{1}{R_{1}} + \frac{1}{R_{2}} \right]$ $\therefore VD = R2VI + RIV2 \qquad \square$ RI +Rg. NUW at node A' I= VA = UB as UB = VA - (2) and throughing $\Gamma = \frac{v_0 - v_A}{r_F} = \frac{v_0 - v_B}{r_F} - 3$ $\frac{NB}{R} = \frac{V_0 - V_B}{RP}, \frac{V_0}{RP} = NB \left[\frac{1}{R} + \frac{1}{RP} \right].$ equate Dand 3 VOS NB (RAPA) - (D) Sub: equation (D) in equation (3). NO= P2NI + RINZ [P+RF] (F1+F2)R. $\frac{1}{R(R+1+R^2)} \cdot V_1 + \frac{R_1(R+1+R)}{R(R+1+R^2)} \cdot V_2$ The oppis weighted sum of Ilps RI= R2= R= Rf 20 10 = VI + V2+V2



1nterator

-1-1.

ofp vottage is the interaction of two input sufficer

Ideal Active op amp interration

The Node B is granded, Node R' also granied due to visual ground : VA=VG=0



AS I p current of op-ampiszans, the entire current I flowing through RI. also Hows through Rg

 $I = \frac{V \ln - VA}{R_1} = \frac{V \ln - CD}{R_1}$ From output side, we can unite I= cp d(va-vo) _ @ I= - cf dvo - @

equating () and (2)

Vin R1 = - cf dvo Interrating both the side, we set [VID dE = - ce (dvo dE

$$ie \int_0^1 \frac{v_{in}}{R_1} dt = -cf Vo$$

Where Volo is the initial constant of integration, indicating the Initial output voltege

The olpis -1/Ricf times the integral of Elpana RICF is called hime

I deal opening integrales The Nepative sign indicates phase shif of 180 between input and output. Advantage Large Time constant By miller's theorem the effective capacidance between input terminal A and the

ground becomes

CF(1-AV)

A togain of opgane which is Very Larse 1

Due to large effective Capacidare, time constant is very large and thus a porfect integration result due to this circut.

Rcimp = RI Provider Bias componsation



Evensinan Ideal Integrator -15-

In absence of I lp vottage or at zon frequey (dc), op-amp gain is very high. The I lp offset vottage gets amplified and appears at the ofp as an error vottage. The blas currents also results in a Capacitr charging and and adds it effect in a ofp error voge.

V The Depending on polgnines of office votice and/or blue current off to ramp up or down. After some time off goes to seturation of I p offset vorse amplified at old error due bo bies count

Level due to these two errors. Very different to pull oparap

In presence of IIP voltage also, all of apamp get distorted une due to IIP offset voltge and bras anout. We wont get true integration alp.

(D) BW 18 Very small. So it can be used for a very small frequery rampe of I/P only.

Due to above limitations an ideal integrater not used in pratiler so we go for pratece integrater.



Analysis

As the Ilp annent of op-amp is zone the hode at ground potennial, Hence the mode A also in

$$U_{A} = U_{A} = 0$$

$$I = \frac{V_{A} - V_{A}}{R_{1}} = \frac{V_{A}}{R_{1}}$$

$$U_{A} = c_{f} \frac{d(V_{A} - V_{O})}{dt} = -c_{f} \frac{dv_{O}}{dt} - C$$

$$I_{1} = c_{f} \frac{d(V_{A} - V_{O})}{dt} = -c_{f} \frac{dv_{O}}{dt} - C$$

$$I_{1} = c_{f} \frac{d(V_{A} - V_{O})}{R_{f}} = \frac{-V_{O}}{R_{f}} - C$$

$$I_{1} = 2 \frac{V_{A} - V_{O}}{R_{f}} = \frac{-V_{O}}{R_{f}} - C$$

$$I_{1} = 1 + 12$$

$$\frac{V_{1}n}{R_{1}} = -c_{f} \frac{dv_{O}}{dt} - \frac{V_{O}}{R_{f}}$$

$$\frac{V_{1}n(s)}{R_{1}} = -s_{c} f V_{O}(s) - \frac{V_{O}(s)}{R_{f}}$$

$$\frac{V_{1}n(s)}{R_{1}} = -V_{O}(s) \left[s_{c} f + \frac{1}{R_{f}}\right]$$

$$\frac{V_{1}n(s)}{R_{1}} = -V_{O}(s) \left[1 + s_{c} c_{f} R_{f}\right]$$

$$\frac{V_{1}n(s)}{R_{1}} = -V_{0}(s) \left[1 + s_{c} c_{f} R_{f}\right]$$

$$\frac{V_{1}n(s)}{R_{1}} = -V_{0}(s) \left[1 + s_{c} c_{f} R_{f}\right]$$

Frequency response of prairied integrator, to perjue FR
(at take big gain as a function of frequency

$$v_{0}(t)$$
 = $\frac{-Rt|R|}{1+5 CRRF}$
gut
 $S = 5 w$
 $v_{0}(1w)$ = $\frac{-Rt|R|}{1+5 CRRF}$ = gain as
 $v_{0}(1w)$ = $\frac{-Rt|R|}{1+5 2RFCRF}$ function of frequency
 $A = \frac{Pt/|R|}{1+5 RFC}$
 $A = \frac{Pt/|R|}{1+5 RFC}$
 $A = \frac{Pt/|R|}{1+5 RFCFRF}$ function of frequency
 $A = \frac{Pt/|R|}{1+5 RFC}$
 $A = \frac{Pt/|R|}{1+5 RFCFRF}$ function of frequency
 $A = \frac{Pt/|R|}{1+5 RFC}$
 $A = \frac{Pt/|R|}{1+5 RFCFRF}$ function of frequency
 $A = \frac{Pt/|R|}{1+5 RFCFRF}$
 $A = \frac{Pt/|R|}{1+5 RFCFRF}$

-18 pesigne pratical integrates city with a desain of 10; to integrate a square wave of 10 KHZ. Given Adde = Pt P $10 = \frac{R_{\pm}}{R_{\pm}}$ f= 10KH2 For proper integration fr, 10 fa F=10. Ra = 10. $f_a = \frac{f}{10} = \frac{10 \times 10^3}{10} = 1000 \text{ Hz}.$ 14=100102. For provided Integrator $f_{a} = \frac{1}{2\pi\kappa_{f}c_{f}}$ $\int \frac{1}{2\pi\kappa_{f}c_{f}} = \frac{1}{2\pi\kappa_{f}c_{f}}$ $\int \frac{1}{2\pi\kappa_{f}c_{f}} = \frac{1}{10\kappa_{f}}$ Design of · Rf cf = 1.5915×154 Interatr 39.09K Choose RI=10KL Rf=10R1 = 10 × 103 = 100 102 $Cf = \frac{1.5915 \times 10^4}{100 \times 10^3} = 160F$ Rcomp = RillRf $= \frac{RIRL}{RI+R2} = \frac{10 \times 100}{10 + 100} = 9.09 KL$

-19 Differentiator The errout which produces the differentiation of the input Voltage at its output is called differentiator. Ideal opamp differentiatur Fours circut Nobe Bis ASIP current of Operapilizero, II & + VO Rcmp = Rf entire constant II flows through registance Rf. Analysis From input side, we can write $\Sigma_{I} = C_{I} \frac{d(v_{in} - v_{A})}{dt} = C_{I} \frac{dv_{in}}{dt} = 0$ VASO from output side, we an unite $I = \left(\frac{VA - VO}{PF}\right) = -\frac{VO}{PF} - O$ equate Dand 2 $C_1 \frac{d_{vin}}{dt} = \frac{-v_0}{R_f}$, $v_0 = -C_1 R_f \frac{d_{vin}}{dt}$ = 3 Equation B is output shows the output 12 Circle times to differentiation of Input CIRT is called time constant - sign in output equation indicated there is a 180 phase Shit between input and output By miller's theorem, the opposive registance between input node A' and grunned been mas RE ~ PF, Av= Jain, which is vony Large So of become vory small and hence the condition RECILLT get latished at all the frequencies. drove in pratice Reamp=Rf



-31-Frequery Responsed ideas differonsala gaininds. faisme frequery at which +2000 deashe gain becomes 1 or 20 log 1 1e odB 40 20 FIfa, the ratio of Afaishess ODB than mity. Honce 20/03 (\$1 fg) is 20 -40 Nepative if f=fa , gain becomes 10f 1028 138 139 £1 ods and frequencies fa convarde, gain increase with a rate of 20 ds decade. Disadvantopes of an I deal differentiator + The gain of the differentiator increase as frequy increases at some high frequy, it may become onstate and break into Batoranon the oscilations. There is a possibility that oppose may go to into saturation XCI= 1 21 FCI , if frequery increases, Resetance of Capachare decreases. This makes circut is very much Sensitive to hoise. At high freque noise get amplified at due to high gain . So noise completely overside the differentiated out nue. Limitahon Circuit & suffors on its instability and noise problems, at high frequencies. This can be corrected hy adding some additional parameter such a cedart is called pranced differentiatur

$$\begin{array}{c} pratial \ G(Hardon 2 A) & Ce \\ \hline & - \frac{2}{3} \\ \hline & - \frac{$$

Destan of practical differentiat 1) choose for as the highest Requiry of the Ilpsissel S) choose C1 to be less than 144 and colored RP 3) chouse fb as to times of fa, which ensure that fa < fb 4) Calculate R, and cf from Rici=Pfcf 5) Reamp = RillRf but praticely almost Reamp = RI Applications Duave shaping circut to depart high frequery component () As a rate of - change detector in the FM demodulators. Design a pratical differentat cirat mat will differentiate an imput signal with the finax=150H2 (1) fa= frax = 150 HZ (A choose CI=144 for Legetman 144) Remp= Rill Kf = RIKA = 106.1 × 1.0×13 fo= 1 2TRfc1 106.1+ 1.06×103 150 = 1 211 R& 1X10 = 96.444-2 Scleet REAMP = Rol for Rf = 1.06x e praticel interrator MA=1:00 KA (1) fo= 10 fa = 10× 150= 1500 H2 \$=0'lef AND RICIERFEF $f_b = \frac{1}{2\pi R(c)}$ -m-11-VO 1500 = 1 211 RI 1X106 \$96.442 R1 = 106.1 1000 End ct Let RICI = Mf cl 106.1 × 1×10 = 1-06×10 cf (0.124 = cf

Base Lugrainmic Amplibier

Olpis propertional to the lograithm of the Elprotherio It is obtained by using a transister as a divide in the Nepative feed back pater of an operal?



an open popul current is zon

I=IC

The Voltage ver = 0 as the collector is at united grund and base is grounded, Hence we can unite be equation Ic a

 $VBE' = NTln\left(\frac{Tc}{TS}\right)$ Is= Saturation curvet

Applying of pside anget

$$Let \quad Vref = IRO \left(\frac{Vin}{RIs}\right)$$

$$Vo = -V7 lo \left(\frac{Vin}{Vref}\right)$$

Ollis directly protestion 1 to be los of the Ip untre

Disaduantope O Io. (Reverse dat curret champes with Temp) every 10°C - 111 be deuble. VT=ICT Drong difficulty to set the term Vrey for the cick (3) The ferrar UT and which KTallo Changes with Ferrap. so Jerop affects the performe and aring of Bostc Cog amp. So we have to put some soft of componsation Ceraly,

Temp Coroponsated log Arophiber

It uses two bug amp one for vio another for Viet



Chand on one identical. Frand Az work as bosic Los and

Los = Isz = I².
then
$$V_{01} = -V_T ln\left(\frac{W'in}{R_1 \Sigma t}\right)$$

 $V_{02} = -V_T ln\left(\frac{V_1 et}{R_1 \Sigma t}\right)$

As not as difference amp win min shis

VX: -VT In [Viet] - [-VTIN [Vin] = -VT[In (Viet]) - In(Ei) - In (Vin) + In(TS)] [VX:= -VTIN (Viet] VX:= -VTIN (Viet] Absorbing - ve sicn UX:= VTIN (Vin) Not UX:= VTIN (Vin

$$V_{0} = V_{X} \left[1 + \frac{RL}{RT} \right]$$

$$V_{0} = V_{T} \int \left(\frac{v_{1}n}{v_{rel}} \right) \cdot \left(1 + \frac{RL}{RT} \right)$$

$$V_{0} = \frac{V_{T} \left(\frac{RL}{RT} \right)}{RT} \int \left(\frac{v_{1}n}{V_{rel}} \right)$$

As Temp Changes VT changes but the same Home RT-U. changes 180 that ratio VT (R2+RT)/RT Demains constant
Antilug amp : Antilus & I/1 canke obtained by wing obtaining by Commenting Encountry at I/2 treated of op-amp.

Node Bat virtual grand un 50 50 31 here VO =0 Collector and base of a rease at grunn d Potennial and VCO =0

IC= IS e UDE/VT By UBE=Vin VIN/VT D IC= IS E

Notes I cand I are same as open input curret i's zono

OJP Volt K is propositioned to the exponential of vin ie annihis of vin since Io Is and VI are present in the ofpequility all are function of Temperature. So Temp

14 - VO - N

Dive by virial

Chanjes, parametris charges and carre series problems.

Temp Compensatel Arbitus Barg -
Tick los Pomp can be tone of another to provide another by or
Defendential compensation function collect Another A'
Transition
Vasis Vila (
$$\frac{\Gamma_{LL}}{2L}$$
)
Ref $\frac{\Gamma_{LL}}{2L}$
Ref

Analog multiplier :

What is amalog multiplier? A cercuit Which performs multiplication of two analog vortages is called as Analog multiplier. The ornolog vortages is called as Analog multiplier. The ofp is the product of the two imputs divided by a reference vortage Viet. The olpis & called version of x and y inputs. $f^{ISV} = g^{ISV}$

UNIT3

Vo = Vx vy Vref



x vy QND Schematic Symbol,

Much plip +

as king as.

and Va 2 Viet & The ofp of multiplier will not vy 2 Viet & Baturale.

Modes of operation () one quardrant multiplication; Both the I/P are positive quardant multiplication: one I/Pi's held positive and (2) Two the other is allowed to switch Bobs the and Nepative B Four quar dront muliplier: If both the Ilps many be either tve er -ve 11 III_ III 11.

Applications: O frequency doubling @Measurement of realpower 3 deteering phase - ange difference between two signals of equal frequency Auchiplying two signals Dividing one signal by omother (6) square root of a signal (7) squaring a sts mal.

Antilog muliplies DC

Log-amps require VX log Amp + Annilos acmp Scalling VJ los Acmp Invy. Invy. the I/P and reference Voltages to be Same polarity. This restricts log - antilog mulipliers to one quadrat operation (In Vx + Kny = In (Vnvy)

Frequeny poubling:

The Multiplication of two sine waves of the same freque, but of possibly different amplitude and phase allows to double a frequery and to directery measure real pover

> Vx = Vx sinwt Let

> > Vy = Vy sin (wt+0)

Where Qi's me phase difference the two sisnals. Applying

$$-3$$

$$= \sqrt{1 + 12} \quad V_0 = \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 310 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 310 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}} \quad \frac{\sqrt{1 + 300 \text{ wt} y}}{\sqrt{1 + 300 \text{ wt} y}}}$$

×

32

Vo= Vavy [1- Coszwer] vreg [1- 2] me olp centain a pe term and a repative cos, wave of double for quy. me pe term easing Removed by using coupling Capacitor between log 2 and the opp berminals. Bquarrer corcué (voitage) Y X John Voz. Muchiplier canbe used to square any tre and or repaire normbor provided the number can be E DEURAC I/P. represented by a vortepe between 0 to Viet Vi-istre Ile voitage I/PS Vx=Vy=Vi IP VOSK M VY. Vin= Vmsinwt K v,'2 Vo = Vi Vref = 1 .V;² K=1 me Vo= v;² Scaling factor Vcet For example. Vi= Vmsinwt X104 t and Vref -lov VI=5 810211 No 2 5 (sin 211 × 104t) = 2.5 [2 - 1 cos 217 x 2x104 E] 21.25-1.25 cos24 × 2 × 104E The off contains a de term and frequeny is doubled.

Phase Angle Detection: Detect phase angle between two X. Vo Vr= Vrm siowt VX Vy = Vmy sin (wE+0) vy. $V_{0} = \frac{V_{mx} V_{my}}{V_{ref}} \underbrace{\underset{v = f}{\underset{v = f}{v = f}{v = f}{v = f}{v = f}{$ - Vome Vony X 1/ (de-ac frequy Term). which provide The old muniplier is passed to a Lpt 12 de as old le 1/2 wso. So The phase difference O between the two input signals can be Calulated form the dc Component in the old Voltage Vo ie Vo, de = Voor voor Xueso. 2 Vief Vode = Vma vmy 2 x Lo 2 x Lo

The product of Vmx Vmy is made 20. So the OIP Voltage is propertimal to 0 the phomen angle difference between two sinusvided input Voltages applied

-6-9-15V. 9+151 Voltage plvidar VT VA obtained by Connecting TAN RELOKA Multiples at Feed back R=loke toop of opamp. out IZ OV. VZ 1 Vo Vz is divident Vx 1'8 diviser Vo= - Vrq - VZ proff: me opamp's inversing terronmal is at virtual grown? There for e $\tilde{I}_2 = IA$ IZ = VZ The opp voltage VA of the multiplier is determined by the muliplication of Va and Vy. VA= Vn (4) Vref Vx VO Vref Agerio VA = -IAR. IA = -VA/R Sub VAIO IA = Vx VO VrefR A & IZ=IA 50 IZ= -VXVO R. Wet VZ=IZR = -VX VO R. Vref -VX VO VZ = Vref Vret VZ = -Vx VO VO -Vret VZ

-7-Square Rootd! J Slok ut vo: Valt Here VA = VO VO R= lok Vref Vin $V_A = \frac{V_0^2}{V_{ref}}$ VO And VA =- Vio. 80 Vo= - Vin Vref or Vo = V Vret [Vin] taking mapanitude only. Thus, qp vo is propersional to squar root of mapanited of Vio. Vin must be Nepañve. or else opamp will Saturate, vio Range lies between -1 and -104. Analog multiplier Using Emitter Coupled Transister pair o vcc Ici V SRCI Sez SRC2 · Vo · Emitter couple 2 01 02 Transis to pair & type TEE 03 Current Sonilo 04 Conrolled by Va -VEE

The vis applied to the base of transistr 0, and 02 V21's applied as the emitter current to both transister. Taking only Emitter Coupled State IEC = lmitta Alus current Ici= IEE 1+e-VilVT VT = Temp Equivalent Ice = IEE voitage. 1tevi/vi polarity & exponensial depends on the I/p wort tok AIC= ICI-IC2. AICE IEE IEE 1+ e 1/05 1+ e 1/15 () AICZ IEE tamh VI 2VT) ---DeTransfr Characterisid AAIC --if VILVI equation D THE approximated as -VT OVT -IEE AIC= IEEtanh VI 2VT >VI $\left[\begin{array}{c} \sum_{i=1}^{N} I \in E \\ \sum_{i=1}^{N} \frac{V_{i}}{2V_{i}}\right]$ if IEE is made equal proper Hings to the Second I/P men equanin @ become V2 AIC: V2 VI AVT - Where V2aIEB

-7-IBB by considering Base to Emitter Votte, IEE = KO (V2-VBE(ON)) - 3 sub Bio 2. AIC = Ko (V2-VBE(ON).VI Ko i's scelling factor 2VT for proper Multiplication () V1 250mv. (2) V2 must be grates hom VBE(00) Draw Backs : The input voitage v2 is offset by VBECOND. 20 desired input 12 Cannot be mulpiplied with other Ilp the product ofp VI. Thus the preciseness in getting Q Us must be always pasitive resulting in two quadrant multiplication. (3) famh (VI) i's approximated as (VI) with assumption NILLVI. In Room Jemp, UT=26mV, There fore, up must be very someth to San's ty the approximation

Explain the working of a "Gilbert multiplies cell.

The Gilbert Mutiplier also called four quadrant multiplier cell. It allows the two input vortupe to swing in (IF out put) bo to polarines. 9/174



cioranis has three stages.

Stape 1 and 2, & 3 The Gilbert multiplier cellis a modification Arhati's ailbort Mupiplie Cous of the emitter coupled cell and this allows for quartrant Mulhiplicanion Therefore, it former the basis of most of the Ic balanud multipliers. Two cross coupled emitter-coupled pairs in series Connection with an emitter coupled pair form the structure of the Gilbert multiplier cell. It is a type of mixer. It produce of psignals that are properings to the product of two Ilesisness. It widely used for frequency conversion in radio

systems

Advantge : 0/19 current i's an accurate multiplication of the (differential) base currents and of hom IJPS. Asa mixer, its balanced operation Cancels Out many unwarsted mixing products, resulting in cleaner output. a Applications: 17 used as modulators or mixers in Communication any 27 used in signal processors. 3) Used as detectors or demodulators to recover low frequeny Signals. 4) used as a phase peteeturs 5) Used as frequery double, squarer, divider etc. 6) used in most of mo IC multiplus as a for quadrant Cell DC ADDALYSIS' collector currents of 0, and 02 are siven by $\widehat{J}_{CI} = \frac{\widehat{J}_{C5}}{1 + e^{-v_1/v_T}}$ 0 102 = IC5 1: Ics is consister ament (2) of prin Oland U2 1+ev1/v7 Int collector convent of 03 and 04 are given as Ich 1c3 = L'. Ico is em current & parces and cy Itevi /vi Ich Ic4 = It evilvi

And collector curry of Os on lob can be given be $\frac{1}{2c5} = \frac{1}{1+e^{\sqrt{2}/\sqrt{1}}} \qquad (5)$ $\frac{1}{1+e^{\sqrt{2}/\sqrt{1}}} \qquad (5)$ $\frac{1}{1+e^{\sqrt{2}/\sqrt{1}}} \qquad (5)$

6

)

$$I_{C_{1}} = \frac{1}{\left[1 + e^{-v_{1}/v_{1}}\right] \left[1 + e^{-v_{2}/v_{1}}\right]} \qquad (7)$$

$$\frac{I_{c2}}{\left[1+e^{v_1/v_1}\right]\left[1+e^{v_2/v_1}\right]} = \frac{8}{\left[1+e^{v_1/v_1}\right]\left[1+e^{v_2/v_1}\right]}$$

$$I_{C3} = \frac{Iee}{\left[1 + e^{vI/vT}\right] \left[1 + e^{vZ/vT}\right]}$$

$$Icy = \frac{Iec}{\left[1 + e^{-vI/vT}\right] \left[1 + e^{v2/vI}\right]} \qquad (10)$$

-) (7)

The differensial of current AI is given a AI = ILI - IL2

Where ILI= ICI+IC3 and IL2=IC2+IC4. from me figure.

 $AI = IEE \left[tamb \left(\frac{VI}{2VT} \right) tamb \left(\frac{V2}{2VT} \right) \right]$

Thus me differential current \$I18 the product of the hyperbolic famplet of two If PS & Vottepes VI and VQ. The O/P Vo can be obtained from \$I by using two equal value Resism R connected to vcc mil Sending, current ILI = (IC4+IC3) through one result and IL2 = (IC2+IC4),

What are the advantages of emitter coupled transwith pair? (D) High current gaip (D) more Stability (D) more stability (D) compact and easily implemented in IC form.

Variable Transconductance rechnique.

- 14-



What is the function of Variable Trans and uture Aronpli fier?

2mont

Multiply two I/p Voltages by using the principle of dependency of booms'star transcando Chama on the emitts Current bias applied. The emitts Currenk bias controlled by the Ng.

ditterennial Amp

Differential Stape is used for proms undeclance Technique Emitter current bias is contailed by the Scand Input Voltage V2. Quand Or forms differential amplifier under this condition For vory small differential Voltage ie Vi LL VIA the old Voltage 12 given a

Vo = 9m RLVI
Where
$$2m = IE$$
 is the fram conductance ()
depends on 9m and 9m depends on IE, By champing
2. IE champes thereby 9m champes. is 9m controlled by 2.
Internally.
om above Piqure
VR = IE RE + VBES

IFIERE 7 VBE3

P

-15-V2: IERE and IE= V2 RE. SUB IE in gm equarion. D in D 2m2 V2 RE $= \frac{V_2}{REVT}$ Let VO= gm RL VI VT then No = RE VT RL VI (A)VIV2 RL REVT K= RL REVJ Vo = K V, V2 Kistre scalling factor. OIP is propersional to the product of two input voltges. To improve the linearity of the multiplies, exponential current Voltage characterissics can be converted into Dimitations: Dimitations: Difference for the products linear charactorismus, is somp depedent 3 rotal current IE JI2 LI varies as a Accurateolf Advantates . QA Han Pour nutriliand OB function of Va. Pour 3 The large commin 27 Et can provide 2 cyead of operation is this. mode voltege swing W Low cast 4 aconomical in the circut which 701 02 M is highly object ionale, ita Tot Ial 8 + II+IZ single ended The fimitan. Can le elimi JEE Transisters QAmad noted by OB is dide connected Gilbert Lell and are driven by It and IB, II and Iz are related $\left(\frac{v_{1}}{v_{2}}\right)_{J}\left(\frac{v_{1}}{v_{1}}=v_{T}\ln\left(\frac{23}{24}\right)\right)$ al and substituing VI in II we get II I -, Assuming that UTis Very

What is pland Listne Basic Bulding Blocks of PLL?

PLL: phase hocked loop: plliss cercult which deters the phases of two signals and reduce the difference is the presence of a phase difference. The internal generated frequency and enternally frequely are compared to detect and touck the champein their phase difference.

Basic Building Blocks of PLL [closed 100 psystem]

1> phase Detector / componenter 27 A Low pass Filter 3) An error Ampliha A) A vortege Controlled Oscilator (vco)



Ilp signal Vs of Brequeny fs is applied to the pll, the phase dector compares the phase and Brequency of incoming signal. If the two signals differ in Brequeny and for phase, an lover voltage Ve is generated. Phase Detector is basically multiplier and produce som (fs + b) and difference (fs - fo) components at its of p. 14E: The High frequency component (fst fb) ils removed by LPF and the difference frequency components is amplified and then applied as central vottage Vc to Vco. Capacture Romge constate. The signal Vc Shifts the Vco frequency in a direction to reduce the frequency difference between fs and fo. conce this action take Starts, we say that he signal is in Capacture Romge. (The Romge of frequence over which the plu can acquire lock with the Ipsigned)

The frequency of vco can be set by an external copacitor and Resistar. The old frequy fo of vco is compared with the incoming signal fs.

when fo=fs, the pulie said to be locked

Tracking State: Tracking State: Once me pulis Locked, put track the champer is frequency of I/P signal and the VCO o/P frequency frequency of I/P signal and the I/P signal. This action champes and try to match the I/P signal. This action is repebblire in nature.

Note once put locked, the phase difference & generates a corrective control voltege Ve to Shift the veo frequy form fo to Fs and there by maintain alock.

Capture transient - b Juniverked M Range of frequency pic can loer with fs. cold Locked Input film range Eransient 2-----As to t

From above figure, As capture starts, a small sine wave appears due to frequency difference between veo frequency and I/P frequency (fo-fs). The DC Component of the signal drives freevoords the lock. Each successive cycle causes the vco frequency to move towards Closer to me I/P Signal Frequency.

to me I/P &'small Frequency. become The difference in frequency. Smaller and a large PC component passed by the filter, shifting the Vac Frequeny forther. There process confinue until the Vac locks onto the Sismal and the difference frequency is DC.

Important Delinitions Relatito PLL

Capatrie staries -> Sitio wave -> formoves towards fs fo = fs = locked Difforme frequency

vit Lock in Range:

once me pli locked, it can track frequency chamses in me in coming sisnals. The ranse & freque over Which be pli Can maintain Lock with the incoming signal is called the lock-in range or tracking ranse. The Lock Range Usually expressed as a percentge of fo, the VCO frequency.

Capture Rangel: The Range of frequencies over which the pll can acquire lock with and I/P sismi is called. The capture Range, expressed as parcentage of ho is pullin time:

The total time taken by the PLL to establish bock is called pullin time. This depends on the initial phase and for quency difference between the two signals as well as on the ovorall loop pain and loop filter characteristics. Closed Loop Analysis of PLL



Block diagram of pll system,

Ky: Convertion gain of phase detector in vortfield F(S): Luop Transfer function. A: Gain of the Amplither Ky: Nottope to frequy transfer Coefficient of Vo The phase of the VCO output is actual equal to the time Internal of the VCO output is actual equal to the time Internal of the VCO output frequely. Since Wold) = d Oold dt t Oolt) = Oolt=ot Jowouldt Internation is represented by 1/2 When VF=0, the VCO frequel is called freq summing

frequery, we merclation between the VCD output frequery woard up is given by.

The closed loop transfer function for a PLL systers, Siven by.

$$\frac{VF}{0s} = \frac{K\phi F(s)A}{1+ K\phi F(s)A} \frac{Kv}{s}$$

$$= \frac{sK\phi F(s)A}{s+ F\phi Kv A F(s)} \frac{VF}{s} = \frac{1-vF}{0}$$

$$\frac{VF}{vs} = \frac{K\phi F(s)A}{s+ K\phi F(s)A}$$

it Luop filter is not used, and f(s) = I then

Whe

$$\frac{\nabla f}{\omega s} = \frac{k \phi A}{s + k \phi K v A}$$
$$= \left(\frac{KL}{s + KL}\right) \frac{1}{K v},$$

ere $KL = k \phi K v A$ and it known as Loop Randwidth

KL: produt of the phase detectricies K\$ X vco transient

Analog phase Detector.

It is a switch type phase peteetor. A Gilbert Cell can be used as along phase peteetor. An electronic switch is is used 18 opened and closed by signal comms from VCO. The input signal is, There fore, chopped at a repetition rate determined by VCO frequency.



Value of the off waveform shown in above

problems associated with the Switch type phase detector

1) The old voitage vois propertional to the Ilp sisteral amplitude Vs'. This is undesirable since it makes phase detected gain and the deop gain dependent on the input signed amplitude.

2) The oppis proportional to cos & and not proportional to & making it non-linear.

The above problems are éléminated by limiting the amplitude of the I/P signal ; e converting the I/P to a constant amplitude square wave.

L'ir cuitused : (Gilbert muliplier) Balance d'modulator used ac fuil wave Switching phase defector. Gilbert mulpiplies





Proff I/P and ofp wave forms for fs = fo in (b). Here fs is leading fo by & deprees. The variation of dk of P Voltage with phase difference & is shown below.



From above Fig, maximum com voltage is produced when the phase difference is IT radians.

The convortion gain Kg = VCC If VCC = Kp= 5V = 1.59 V/ radian.

Vco :

What is vco?

A voitage controlled Oscilatorisa corcuit in which the frequency of oscilation can be controlled by on externally applied input voitage. It performs voitage to frequency convertion. The voi provides lonear Relationships between the applied voitage and the voi of frequency.



Basic Block diapom

A3=) current Connection Dicpro Ampility to prive me 9 VCC Lond Olpatpin 4 RL ZRI D as vec C2 0.001 8 0-25VCC VCC 4 m 5 NE566 modulantes Schmitt V60 3 Enigser JJ. Usttage O.SVCC VCC olpat] pin(3) CT+ 0.5VCC ole wave forms.

* A small capacitor 0.001 les connected between 5 and to eliminate possible Oscilations.

- + Vco used to low frequency signals into audio frequency Range. + modulating voltage applied at pinno 5
- * copacitor C, is changing and discharge due to the reference set at the non inverting terminal of op-amp A2 from 0.5vcc Lo 0.25vcc hy Potennial divider Ramdrb.
 - # If the opp of Buffer tries to exceed 0.5vec the Schmitt trisser goes how and the capacitur discharges until 0.25vec and apain Schmitt trigger gets high State and this prover repeats.
 - The ofp for querray of VCD can be calculated as
 - The total voltage on the capacity changes from 0.25 vcc to 0.5 vcc. Thus AV = 0.25 vcc. The capacity

The Rate of Change of Voltage across copacitor $\begin{pmatrix} \Delta v \\ \Delta t \end{pmatrix} = \frac{i}{CT}$ is given as

 $\begin{array}{c} (01) \quad 0.255VCC = \frac{1}{CT} \\ \hline \Delta E = \frac{1}{CT} \end{array}$ At = 0.25 vcc CT The fine period of triongular wave form is 21t (T) The forequency of Oscilator fo is $f_0 = \frac{1}{T} = \frac{1}{2\Delta L} = \frac{L}{0 \text{ svec } CT}$ $But \ \dot{l} = \frac{Vcc - Vc}{R_T}$ Sh Lineq 2

-24-Where, Vc is me vortage at pins. There fore fo: 2[vcc-vc] Wimno modellary 2(vcc - (7/8)vcc - 3) CTRIVCC - 3Conigned heguy CTRTVCC Elp vol he = VC=(118)(+V) The of p frequency of Vco can be chansed either (i) RT (ii) IT (ii) by (i) RT (i) CT or (ii) The voltage at Ve appinnos The usity can be varied by connering a RIR2 circuit Voltage to for query conversion factor Vottage to frequery Conversion factor K v is defined as 2mmile Kv= Afo Ave -(4) Hore AVC is the modulation voltage required to produce the frequery shift A fo for a Vco. If we assume that the onigmal krequy is fo and the New frequy is fi Afo = fi-fo = 2(vec-ve+ Ave) 2(vec-ve) then, from all CTRTVCC CTRTVCC to we have 2 4 V C 2 4 V C 2 4 V C to general for Afo = = AfoCTRTVCC = 2AVC CTRTVec or AVC = AfociRivec 2 Sub. me value of RT and CT in betow equation (), we go The = 0.25 = 2AVC RTCT = 2AVC ave= Alovec 810 AVC = A for vec/8 fo Kr = Ato = Sto Ave = vee 06

VCO is called as V-I convorter Why?

Voois called as vottage to frequery Converter because, when the central vottage I/P Vc is chamsed to a new vottage Avc, qp frequery of vco is also chamsed to new frequery Afo Lo B, the free running frequery or centre frequery vco

Ve to Ave a fo to Afo

Aveis voltage devakon and Afo is the frequery devianon. Therefore the out of V co is directery propertional to Imput voltage Vc.



and also controls be pyhamic Characteristics FPLL



Electrical characteristics - 27.

D'operating frequency: 0.001 HZ Lo SDOKHZ 2) operating withere range: ± 6x + ± 12 V. 3) Ile tracicios Level required: lorne rons ominionum FO 31 PP MCX 100000 A) I presistance : loka 5) of PSINKCHMENT: 1000 6) of p source current : 10000 F) Bandwidter adjussment rage: ±1%. to ±60%. 9) square wave complitude 5-4 Vpp at ± 6v supply ut tot. 10) Traicong Le move complibule 2-4 Upp at ±6v supply volty? Derivation of Lockin Range and Capture Range To understand we take Basic Block of PLL with transfor function of each block as siven by INP. VI Analus Ve LPF fs Detector F(S)

fo VCO VO KOOKV VC Desivation of Lock in Range in PLL

If Ø radians is me phase difference between the signal vottage Vi and the VCO vottage Vo, then the Oprottage of analog phase between Ve is given by

The ma

Vola

 $V_e = K \phi \left(\phi - \overline{1}/2 \right)$ (D)

Where Ky is the phase angle-to-vortage fromsta coefficient of the phase peteota (co) conversion gain given in Vort/radians. and I is the initial phase shift

ofpet Amp is central voltage Ve which is given to VCO and it is givenby Ve= A.Ve Vc= AKØ (Ø-11/2) -2 A => vortage gain of the AMP. This Vc Shifts (ie chamse) Voorfrequency form its free running Frequeny to tog new Frequency f'is given by f= fot KrXE (3)

Kv=) voltage & frequeny monster Coefficient. of the VCO. When PLL is Locked into signal frequency fs. then was have (Lockelstop) $f = f_s = f_o + K_V & (2).$ State from equations (2) and (4) we can mite f= \$+ KV- A 29 (q-1)2) $V_{C} = \frac{f_{A} - f_{O}}{K_{V}} = A K \mathscr{G} \left[\mathscr{G} - \overline{\mathbb{I}} \right]$ fo-fo = KV.VC VC $\phi = \frac{\pi}{2} + \frac{f_8 - f_0}{K_V K \phi A}$ fr-fe :

The maximum control village and deviation account where

$$f = 0^{14}$$
 or $f = T$ substituting these values in V_{C}
 $k_{e} = 0^{14}$ $k_{e} = T$ substituting these values in V_{C}
 $k_{e} = 0^{14}$ $k_{e} = T$ $k_{e} = 0^{14}$ $k_{e} = 0^{14}$
 $V_{C} = A K \# [\# - T_{c}]$ we set
 $V_{e} = K \# [\# - T_{c}]$ $K \# A$
 $V_{e} = A K \# [\# - T_{c}]$ we set
 $V_{e} = K \# [\# - T_{c}]$
Sub $\oplus 1^{16} \oplus$
 $V_{e} = K \# [\# - T_{c}]$ $K \# A$
 T $K = K \# [\# - T_{c}]$ $K \# A$
 T $K = K \# [\# - T_{c}]$
 $K \# = K \# [\# - T_{c}]$
Sub $\oplus 1^{16} \oplus$
 T $K = maximum V to frequency swing that can be obtained by is given by
 $(f - f_{c}) \max = K_{v} V_{c} \max_{s} = K_{v} K \# A T T_{c} - \Phi$.
Therefore the maximum varies of sismal frequencies over
 $Which has plue can remain backed will be.$
 $F = f_{s} = f_{c} \pm (f - f_{c}) \max_{kv + v_{c}} = f_{c} \pm K v K \# (T_{c}) A = f_{c} \pm A f_{L}$
 $Where 2 A f_{L} will be the back - 110 frequely Romps and is give by
 $Loekin Romg e = 2 A f_{L} = K v K \# A T from exp(F)$
 $(e^{T}) = A f_{L} = f_{v} K \# A T from exp(F)$
 $(e^{T}) = A f_{L} = f_{v} K \# A T from exp(F)$
 $M = kvck in remove is summerbially bacases with respect be v co
 $B = e summing frequely fo. For T C Ebs plue.$
 $K_{v} = 8 \frac{F_{v}}{V}$
where $v = tycc - (-vec)$
and the oile woiltige of phase pataeser is slimithed by to a max #
 $t 0 = 3 V$ $K \# A from exp = 15 M K \# A from exp = 10 M K \#$$$$

$$K\phi = \frac{6.7 - (0.7)^{V}}{T} = \frac{1.4}{11}$$
 and $A = 1.4$

Sub Kørkv and A Value in anp (8)

6

$$K_{F} = AFL = \frac{1.4}{11} \times \frac{8f_{0}}{V} \times \frac{1.4}{V} \times \frac{11/2}{V}$$

$$AFL = \pm 7.84 \frac{f_{0}}{V}$$

Derivation in Capture Range

Initially, when PLLI's not locked to the signal, the Prequency of the Voo will be free running frequeny fo. The phys angle difference between the signal and the VCO of POVOT type

 $\phi = (w_s t + o_s) - (w_o t + o_o) = (w_s - w_o) t + \Delta o$ The phase angle difference it does not remain constant but will change with time at a rate given by

 $\frac{d\phi}{dt} = w_{g} - w_{o}$

The phase detector of prostupe will therefor not have de component but it produce ac of p with triangular wavefums of pegx

____2

fundemental focquery (fs-fo) = \$f

LPF is a RC Newark with Transfor function

 $T(jf) = \frac{1}{1+j(\frac{f}{f_{f_i}})}, \quad f_i = \frac{1}{2\pi c} \quad isome \; 3dR \; point \; 4f_{F_i}$ For the condition that Slope of the where $(f/r)^2$ 771 then, transfer function can be expressed approximately a.

The fundamental frequency term (73-fr)= Af is given to LPF. If Af73fi, the Transfer function of LPF will be approximatly as

 $T(\Delta f) \neq \frac{f}{\Delta f} = \frac{f}{f_{s-f_{s}}} -$ The voltage VC to drive the VCO is VC= VexT(f) XA - 3 (5)

M4 V.VC VC

ry

1-172)

or
$$Vc(nak) = Ne(max) \times T(f) \times A$$

 $= \pm K \not (T_{2})A(f_{1}/Af)$ (D)
For the acquisition of signal frequency parts f = fr.
So the maximum signal frequency Range that can be
acquired by pluss
 $(f_{1}f_{2}) = (f_{5} - f_{5})_{max} = \pm K_{V} K_{ij} (T_{2})A \cdot (f_{1}/Af) - D)$
 $\pm K_{V}(V_{max})$
Now $Afc = (f_{5} - f_{5})_{max}$.
 $Afc = \pm K_{ij} K_{V} (T_{2}) \cdot A \cdot (\frac{f_{1}}{Afc})$
 $(A_{fc})^{2} = \pm K_{ij} K_{V} (T_{2}) \cdot A \cdot (\frac{f_{1}}{Afc})$
Sime $Afc = \pm K_{ij} K_{V} (T_{2}) \cdot A + f_{1}$.
 $M_{fi} = \frac{(A_{fi})^{2}}{(A_{fc})^{2}} = \frac{f_{1}}{Afc} + f_{1}$
 $M_{fi} = \frac{(A_{fi})^{2}}{(A_{fi})^{2}} = \frac{f_{1}}{Afc} + f_{1}$
 $M_{fi} = \frac{(A_{fi})^{2}}{(A_{fi})^{2}} = \frac{f_{1}}{Afc} + f_{1}$
 $M_{fi} = \frac{f_{2}}{(A_{fi})^{2}} + f_{1}$
 $M_{fi} = f_{2} + f_{1} + f_{2}$
 $M_{hue he} hold capture Range is$
 $A_{fc} = g \sqrt{f_{1}} Afc$
 $M_{fi} = f_{2} + f_{1} + f_{2}$
 $M_{hue he} hold in -Range = 2Afc = K_{V} K_{ij} B = T$
 $f_{ij} plus 55S R = 3.6 KC + i^{3} h he capture range is$
 $A_{fc} \pm \int \frac{Afc}{2K} + \int \frac{Afc}{2K} + f_{2}$

32_

Nort: Large cepature Range will make a PLL more susceptible to Noise and undesirable signi.

- so capacture Range Always Less man lock in Range

- > LPF BW initialy set for a larger value, for signal acquisition once me signal captured, me BN of LPF i's reduced, to minimise treinter forence. Slope = /Kv.

(11/2) KgA

ftage to

Ave

- (11]2) K (A

fo-Afr

fo-Afc fo. fo+Afc 1 = 2 Afc = Capanie 1 1 roome.

2Afr Lock-in range.

PLL Loock Range - and - Cepetre Range
33problem: For a PLL clerant with following parameter detersonne free - running frequy of Vcofo, me Lock range fi and capture Range fe of PLL and illustrate the relation Ship herun for flood fc, (1) supply vojteges + V=10V, -V=-lov (11) $R_1 = 121C2$, $C_1 = 0.01/4$ (111) RC N/W, R= 3.612, C=10Mf Determine me focer. summins frequery $fo = \frac{1 \cdot 2}{4R_1 c_1}$ = 1.2 = 2500H2 = 2.5KHL 4 × (12×103)× (0.01×106) Lock Range can be determined by exp. 2.500 fr= ± 7.84 fo = 7.84 20 AFL= ± 980+2 V= (vec - (-vec) = 10 - (-10)=201. Range $\Delta fc = \pm \left[\begin{array}{c} \Delta f L \\ 2 T \left(3.6 Kn \right) \cdot C \end{array} \right]^{1/2}$ Capature Range = + 980H2 211 X 3.6X103 X 10X = 65-82H2

	E Coupture Row	mx -> 1		
4	1	1		
1.520 K	Fo- Afc fo 2.43418к 2.5КH2	fot 4fc 2565-82 k	f+ & fL 3.482	finur

PLL & PPLICATIONS

Frequence Frequency multiplasim / DIVISIM IIP . 1 Phase P Ampliber -pf Ceros parater foln fo VCO (Frequery divider > out put Forros Fig, - N Network inserted between Vco output and InLucked State, me voo oppfrequy fois given by PLL fo=Nfs)

_ 34 _

Mutiplication factor is obtained By Selecting a proper Scaling factor N of the Cour & Cie - by N Neutrusk, we can Division: Since me VCO output (a square wave) is rich in Harmonics.

it is possible to lock the m-th harmonic of the VCO out put with the input signal fs.

to: 675.

me output to of Vco is now given by fo= ts

N=6) we should selet with

oppon .

Frequency Trom Sulation:

Shifting line frequency of an oscilator by a somacu factor. IP As Multiplier (foths) LPF (fo-Ar) Toffset frequency f. Jourput fo=fs+f, PLL

The I/P to the phase percetor 1s (i) offset frequency f, and (for-fs) During Locked State, o/P frequency is adjusted to This gives. fo-fs = fi phase Defector equal. : [fo = fs+fi]

ie, me olp forquery is the som of input forequery and offset frequency By adjusting the offset frequery fi we can swith the forquery of the conclusion to the Am Detection desired value.



PLL is used to demodulate the Am Signals. PLL is locked to the carrier frequency of t/p Signals once Locked voo has the Same frequency of Carrier, but it Unmoduland The output of Vco has the Same frequency of Carrier, but it Unmoduland Signal fed in to the detector.

Since VCo output always go out of phase with the incoming signals under the Locked Condition, the Am signal also shifted by go before being fed into detector.

this makes both the signals applied to the mus property in some phase.

Je of multiplier Contain Sum and difference frequence the high frequency component filtered by LPF and demodular of at obtained at 0/P.

Since pll Respondes only to the carrier frequencies which are close to the vco output,

Advantige

1) Itish deprese of selectivity 2) Noise immunity is more. Compose to peak detects

Frequency synthesizer: Same as frequenty multiples ealerst the divide by Minetwork is added at the input of pll. Referre fosc Reference fin phase pll. (Crystalosc) = M Phase Phase PL. (Crystalosc) = M Phase PL. The circuit produces many frequencies from a single reference Oscilator is called frequency synthesizer. The old of counts for the toge under Lockes State fr = fp = from : [fo = N fr]) fose/m = frio/n. so mut frw= (N/m) fosc. By adjusting divider counts to degired value large no of frequencies can be produced, all drived town the crysted divides

FSK Demodulator: -37

Frequency shift Keying. Broany data i's transmitted by means of a caroson frequency which is shifted between two present frequencies.



FSIC demodulator for tele-typeuritor Signals of 1070H2 and 1270H2. As the Signal appears at the I/P, the loop looks to the Input frequency and toacksit between the two frequencies with a Corrosponding dc shift at the output. A Three Stepe RCFilter remove the camier Corrosponent and the output signal is made logic Compatible by a voltage companator



FM Demodulator



if pluis Locked to a Fm signal, vco tracks me Instantaneous freques of me Elp signal. The filters emir volte which controls the vco and maitains a lock with the Elpsisnal is the demodulated Fm out put,

problem: Apul with a free running frequery of 1KH2 is connected to a variable frequery oscilator. The frequery of ascilators gradually increased and when its frequency was \$50 H2, the PLL got locked. The frequency of oscilator was decreased and it went to out of lock for the Oscilator frequency of soo H2. Calculate bu lock range and Capture range of PLL Capture Range

 $\Delta fc = |f_{5} - f_{0}| = |f - f_{0}|$ = |850 H2 - 11602

Afc= 150H2 2Afc= 300H2 is the Capatre Rampe

Lock Romge $AfL = |f_s - f_o| = |f_{-}h_o|$ = |.80042 - 1KH2|AfL = 200H22AfL = 400H2 is the lock Range.

-38 -



In Digital data transmission, binany data il transmitted by means of a consier freques. It uses two ditteet Carrier freques for logic I arnal logic o' states of binay data signa, This typeof transmission called FSK.

On the Reciving end, two Camier frequeres are Converted in to I and O to set the original binay data. This process Call FSIC Demodular of Company is produe a reconstructed digitud of possimal

et consider two trequeses

$$f_1 - represented as \ddot{o}^-$$

 $f_2 - 11 \quad J.$

if ple remain locked to to the FSIC Signal at hots from i f2, the VCO Votite which is also supplied to the Companater will be given as supplied

$$V_{C1} = (f_1 - f_0) / k_v$$

 $V_{C2} = (f_2 - f_0) / k_v$.

The difference between two commy Lever is AVC = (f2-f1)/kV. The reference voltage for the comparator is derived from Lps-2 and it is adjusted midwa between VCI and VC2. There fore, for VCI and VC2, comparator of gives of Land



Eactorit; D only four external adjusment are record. D maxmm four quardrat come is below 0.5%. D Temp drift is as how as 0.01% / i D Temp drift is as how as 0.01% / i



7.576

SIC





By propa selection of scaling factor, we can obtain Desired

@ frequeny synthesizer



under Locked Eussdimm. for | m = from | N , so from = (N/m) forc. By adjusting divider counter, to destred voure barge no up for equeres can be produced.

Dring Locuins state]

- 2,

Am Detection



VCo off always go' out of physe wire incoming sisnal under lucing condition, and the signal also shiked to ff's Both fed into detector with Same Phase. Then Lowfreque companys filtered by up a and demodulated off obtained at off



Fm Demodulator



Capture Range:
Initially, plet is not locked, Veo frequency will be the free running frequy for
Let phase anywer(0) difference between the (15 na) and the veo one vartage
will be:

$$g = (W_0 \pm H \delta S) - (W_0 \pm H \delta o) = (W_0 - W_0) \pm A \delta 0 - 0$$

 $g = (W_0 \pm H \delta S) - (W_0 \pm H \delta o) = (W_0 - W_0) \pm A \delta 0 - 0$
 $g = (W_0 \pm H \delta S) - (W_0 \pm H \delta o) = (W_0 - W_0) \pm A \delta 0 - 0$
 $g = -not constant So
 $\frac{d}{dt} = WS - W_0 - 0$
 \Rightarrow Fundamental frequy $(f_0 - f_0) = A4$
 $\Rightarrow Leps id a Re Allow, with TF = T(Jf) = \frac{1}{1 + J} (V_{f_0})$
For this condition that $(f/f_0)^2 > 1$, then T's can be expressed approximate
 $Af = Af > 2 f_1$, then TF $g \pm pF ide approximation
 $T(Af) = \frac{1}{H} - 0$
Af $i = \frac{1}{Af} - \frac{1}{H - f_0}$
Let $V_e = V_e \times T(f) \times A - 0$
 $V_e(max) = Ve(max) \times T(f) \times A$
 $= \pm Kg(W_0)A \times \frac{1}{A_f} - 0$
For a cquestion \oplus along a field frequency of $f = B$, so mexicities bet
 $(f - f_0) = (f - f_0) - max = \frac{1}{K_0} - 0$
 $Af = \pm Kg(W_0)A + x f_0$
 $Af = \pm Kg(W_0)A + x f_0$
 $Me = \frac{1}{K_0} + Ky(W_0) - A + f - 0$
 $Af = E Ky(W_0)A - A + f - 0$
 $Af = E Ky(W_0)A - A + f - 0$
 $Af = E Ky(W_0)A - A + f - 0$
 $Af = E Ky(Ky(W_0) - A + f) - 0$
 $Me = H Ky + Ky(W_0) - A + f - 0$
 $Fins Af = 2 - Aft - A - 0$
 $Me = (Af O)^2 = Aft - ft)$
 $Fins (Lappine Range 2 - Aft - ft)$
 $Finst (Lappine Range 2 - Aft - ft)$$$

Lock in Range

$$V = A \cdot V e$$

= A \cdot K \phi (\phi - \Pi h) - (3)
$$V = switts \quad f_0 \rightarrow f'$$

$$f = f_0 + K V \cdot V c$$

$$F_0 + K V \cdot A \cdot K \phi (\phi - \Pi h)$$

Locked State

$$\frac{f_{s}-f_{o}=kvvc}{f_{s}-f_{o}}=vc$$

$$(9)$$

Promo eq (Dand (D)

$$VC = \frac{\beta - \beta \circ}{\beta - \gamma} = A \cdot k \phi (\phi - \eta_2)$$

 $\varphi = \pi/2 + \frac{\beta - \beta \circ}{K \vee k \phi A}$
 $K \vee k \phi A$

Max (conf) votine occus form
$$pp$$
 when $p = 0$
 $Ve = K \neq (p - fi) D$
 $Ve (max) = \pm k \neq fi/2$
 W Vc max : $A \neq p [p - fi/2]$
 $Ve (max = \pm A \neq p [p - fi/2]$
 $Ve max = \pm A \neq p [p - fi/2]$

sub (5), (3)
let
$$f = f_3 = \beta \pm kv \cdot V \in$$

 $= \beta \pm kv \cdot A \cdot k \neq [p - T/2]$
 $= f_0 \pm A F_L$

When 20 fe will be the loxin Rome an gienby. 2 Afr = KV Kg A. TI : [Afr= ± KV K& A II/2

$$K V = \frac{1.4}{11}, A = 1.9$$

$$AAL = \frac{1.9}{17} \times \frac{840}{5} \times 1.9 \times \frac{502}{5}$$

$$AAL = \frac{1.9}{17} \times \frac{840}{5} \times 1.9 \times \frac{502}{5}$$

$$AAL = \frac{1.9}{17} \times \frac{840}{5} \times 1.9 \times \frac{502}{5}$$

1000

EC8453 Linear Integrated Circuits

Unit 4

ADC Types

Successive Approximation (SAR) ADC. Flash ADC Single slope ADC Dual Slope ADC. Delta ADC Delta-sigma ($\Delta\Sigma$) ADC. Pipelined ADC.

FLASH TYPE ADC

Flash type ADC produces an equivalent digital output for a corresponding analog input in no time. Hence, flash type ADC is the fastest. To convert the analog input voltage into a digital signal of n-bit output, $(2^n - 1)$ comparators are required



Note: In this design Vref is 8V is used

Inout voltage V,	Xy	Xe	X_{S}	Xe	χ_j	$X_{\mathcal{F}}$	X_{I}	Xo	γ_2	Y_{j}	r_{ρ}
0 to 16/8	0	0	٥	0	0	0	0	1	0	0	0
V2/8 to V2/4	Ő	õ	0	õ	0	0	1	1	0	0	1
Va/4 to 3 Va/8	Ö	0	ů.	0	0	4	1	1	0	1	0
3 16/8 to 16/2	ő	0	0	0	I	1	1	1	0	1	1
16/2 to 5 16/8	0	0	0	1	1	1	1	1	1	0	0
5 K/8 to 3 K/4	0	0	1	Ĩ.,	1	1	1	1	1	0	1
3 K/4 to 7 K/8	0	1	1	1	1	1	1	1	1	1	0
7 K/8 to K	1	1	3	1	1	1	1	1	1	1	1

The 3-bit flash type ADC consists of a voltage divider network, 7 comparators and a priority encoder.

The voltage divider network contains 8 equal resistors. A reference voltage VR is applied across that entire network with respect to the ground. The voltage drop across each resistor from bottom to top with respect to ground will be the integer multiples (from 1 to 8) of VR8

The external input voltage Vi is applied to the non-inverting terminal of all comparators. The voltage drop across each resistor from bottom to top with respect to ground is applied to the inverting terminal of comparators from bottom to top.

At a time, all the comparators compare the external input voltage with the voltage drops present at the respective other input terminal. That means, the comparison operations take place by each comparator parallelly.

- The output of the comparator will be '1' as long as Va is greater than the voltage drop present at the respective other input terminal.
- Similarly, the output of comparator will be '0', when, Va is less than or equal to the voltage drop present at the respective other input terminal.

All the outputs of comparators are connected as the inputs of priority encoder. This priority encoder produces a binary code (digital output), which is corresponding to the high priority input that has '1'.

Therefore, the output of priority encoder is nothing but the binary equivalent (digital tput) of external analog input voltage, Va

Flash ADC Advantages

• It is the fastest ADC and is utilized in high bandwidth applications.

Flash ADC Disadvantages

- These ADC are more power-consuming as compared to ADCs implemented with different techniques.
- It is a limited resolution of up to 8-bits.
- Increase bits lead to a large die area. With an 8-bit resolution, it needs a die area big enough to accommodate 255 comparators (2^N-1).
- The resistors and comparators should be matched to provide an accurate reference voltage to the comparators by the voltage divider network

Flash ADC Applications

- Satellite communication
- Radar processing
- Oscilloscopes

Successive Approximation ADC(https://www.electronics-tutorial.net)

Successive Approximation type ADC is the most widely used and popular ADC method. The conversion time is maintained constant in successive approximation type ADC, and is proportional to the number of bits in the digitaloutput, unlike the counter and continuous type A/D converters. The basic principle of this type of A/D converter is that the unknown analog input voltage is approximated against an n-bit digital value by trying one bit at a time, beginning with the MSB



The functional block diagram of successive approximation type of ADC

It consists of a successive approximation register (SAR), DAC and comparator. The output of SAR is given to n-bit DAC. The equivalent analog output voltage of DAC, VD is applied to the non-inverting input of the comparator. The second input to the comparator is the unknown analog input voltage VA. The output of the comparator is used to activate the successive approximation logic of SAR.

When the start command is applied, the SAR sets the MSB to logic 1 and other bits are made logic 0, so that the trial code becomes 1000

The principle of successive approximation process for a 4-bit conversion is explained here. This type of ADC operates by successively dividing the voltage range by half, as explained in the following steps.

Step (1): The MSB is initially set to 1 with the remaining three bits set as 000. The digital equivalent voltage is compared with the unknown analog input voltage.

1000 MSB is 1 remaining three bits set as 000

Step (2): If the analog input voltage is higher than the digital equivalent voltage (VA >VD), the MSB is retained as 1 and the second MSB is set to 1.

1100 MSB 1 and second bit set to 1

Otherwise, the MSB is set to 0 and the second MSB is set to 1.

Comparison is made as given in step (1) to decide whether to retain or reset the second MSB.

Let VA= 11V and Vref = 16V, in DAC output we get half of reference voltage ie 8V

The at	bove	steps	are	more a	ccurately	illustrated	with	the	help	of	an	example.
Let us a	issume	that t	he 4-b	it ADC is	s used and	the analog	input v	oltage	is VA	. = 1	11 V.	when the
convers	ion	sta	arts,	the	MSE	3 bit	t	is	set		to	1.
Now	V	A	=	11V	>	VD	=	8	V	=		[1000]2

Since the unknown analog input voltage VA is higher than the equivalent digital voltage VD, as discussed in step (2), the MSB is retained as 1 and the next MSB bit is set to 1 as follows VD = 12V = [1100]2

Now VA = 11V < VD = 12V = [1100]2Here now, the unknown analog input voltage VA is lower than the equivalent digital voltage VD. As discussed in step (2), the second MSB is set to 0 and next MSB set to 1 as VD = 10V = [1010]2

Now 11V VD 10V again VA = > = = [1010]2 Again as discussed in step (2) VA>VD, hence the third MSB is retained to 1 and the last bit is set code 1. The new word is to VD _ 11V = [1011]2 Now finally VA = VD, and the conversion stops.



Conversion process in a successive approximation type A/D converter.

Advantages:

1 Conversion time is very small.

2 Conversion time is constant and independent of the amplitude of the analog input signal VA.

Disadvantages:

1 Circuit is complex.

2 The conversion time is more compared to flash type ADC.

Single Slope ADC



The above is the block diagram of single slope ADC. These converter techniques are based on comparing the unknown analog i/p voltage with a reference voltage that begins at 0v & increases linearly with time. The time required for the reference voltage to reach the value of unknown analog i/p voltage is proportional to the amplitude of unknown analog i/p voltage.

The time period can be measured using a digital counter. The main circuit of this converter is a ramp generator which on receiving a RESET from the control circuit increases linearly with time from 0v to a max volt Vm Assume a +ive analog i/p voltage Vi is applied at the non-inverting i/p of the comparator. When a RESET signal is applied to the control logic, the 4-digit decade counter resets to 0 & the ramp begins to increase. Vi is +ive the comparator o/p is in HIGH state. This allows the clk pulse to pass to the i/p of the 4-digit counter through the AND gate & the counter is incremented. This process continues until the analog i/p voltage is greater than the ramp generator voltage.

When the ramp generator voltage is equal to the analog i/p voltage, the comparator o/p becomes negatively saturated or logic 0.The clk is prevented from passing through the gate causing the counter operation. Then the control circuit generates a signal, which latches the counter values in the 4-digit latch, which is displayed on 7-segmant displays. The displayed value is then equivalent to the amplitude of analog input voltage.

Dual Slope Adc

In dual slope type ADC, the integrator generates two different ramps, one with the known analog input voltage VA and another with a known reference voltage –Vref. Hence it is called a s dual slope A to D converter. The logic diagram for the same is shown below

Operation:

The binary counter is initially reset to 0000; the output of integrator reset to 0V and the input to the ramp generator or integrator is switched to the unknown analog input voltage VA. The analog input voltage VA is integrated by the inverting integrator and generates a negative ramp output. The output of comparator is positive and the clock is passed through the AND gate.

This results in counting up of the binary counter. The negative ramp continues for a fixed time period t1, which is determined by a count detector for the time period t1. At the end of the fixed time period t1, the ramp output of integrator is given by

:VS=-VA/RC×t1



When the counter reaches the fixed count at time period t1, the binary counter resets to 0000 and switches the integrator input to а negative reference voltage -Vref. Now the ramp generator starts with the initial value -Vs and increases in positive direction until it reaches 0V and the counter gets advanced. When Vs reaches 0V, comparator output becomes negative (i.e. logic 0) and the AND gate is deactivated. Hence no further clock is applied through AND gate. Now, the conversion cycle is said to be completed and the positive ramp voltage is given by

:VS=Vref/RC×t2

Where Vref & RC are constants and time period t2 is variable. The dual ramp output waveform is shown below



Since ramp generator voltage starts at 0V, decreasing down to -Vs and then increasing up to 0V, the amplitude of negative and positive ramp voltages can be equated as follows.

∴Vref/RC×t2=-VA/RC×t1 ∴t2=-t1×VA/Vref ∴VA=-Vref×t1/t2

Thus the unknown analog input voltage VA is proportional to the time period t2, because Vref is a known reference voltage and t1 is the predetermined time period.

The actual conversion of analog voltage VA into a digital count occurs during time t2. The binary counter gives corresponding digital value for time period t2. The clock is connected to the counter at the beginning of t2 and is disconnected at the end of t2. Thus the counter counts digital output as

Digital output=(counts/sec) t2 ∴Digital output=(counts/sec)[t1×VA/Vref]

DAC

A **Digital to Analog Converter (DAC)** converts a digital input signal into an analog output signal. The digital signal is represented with a binary code, which is a combination of bits 0 and 1

Types of DACs

There are **two types** of DACs

- Weighted Resistor DAC
- R-2R Ladder DAC



Advantages/Disadvantages of weighted resistor method

1. The Resistors that are being used in the network have a wide variety of values present that ensures the stability and the absolute accuracy across all the resistors

When the n given by the user is large, the corresponding resistance provided to LBS is considered to be a large value. If it is compared with the provided input resistance of the Amplifier. This all leads to accurate results

- 1. N number of switches that represents a bit applied to the input provided.
- 2. A ladder network supported by a weighted resistor. The resistor is inversely proportional to the corresponding binary digital signal.
- 3. A reference voltage V ref provided
- 4. A summing Amplifier

High speed Scrople and HoLD aircusts

The circuit takes a scorples from the analos IIP signal and holds it for a periodar period of time is known as high speed scorple and hold circuits.

Scorpling Time: The circuit switch allows scorply of Ilp for short duration of me.

Holding Time: The scale is holded by a capcoitor for holding time



The sample and How circuit uses a basic compuand switch, oppomp and maspet, piodes, When Usis given, M-Switch is ON, AI and AZ act as a vortage follower, switch on, capacity is charging to maxim value and discharge. When Ng is OFR period, the mospet M switch OFF and Capacita Itold the Value and rate in it until nemet scomple comes ito. The acquision time TQ = is Holding time.



me searb) co

y a capcoitor



bags à comput

AI and 12 en on, copacitor - dischargerof M swither and rotains

es jo .





C MOS SWITCH. Switch consist of pair of NMOS Transistor Menma . The transistor Mi-Mit Capable of accepting TTL' and comus Compatible Logic I)P

When the Ipis Logic High ME-OFF and 2R Connected to IO Ma-ON

VINCLOW, ME-ON, MG JORE 22 connected > Io

BIT Switch

BITS are used to provide fest avorant switching and true of pourrent source or since Capability in DACS

When VK > VII and , OI off, O2 - UN, QI-OFF thus steering Oxis collector and ICK pome IO bus.



EC8453 Linear Integrated Circuits

UNIT V WAVEFORM GENERATORS AND SPECIAL FUNCTION ICS

Sine-wave generators, Multivibrators and Triangular wave generator, Saw-tooth wave Generator, ICL8038 function generator, Timer IC 555, IC Voltage regulators – Three terminal fixed and adjustable voltage regulators – IC 723 general purpose regulator – Monolithic switching regulator, Low Drop – Out(LDO) Regulators – Switched capacitor filter IC MF10, Frequency to Voltage and Voltage to Frequency converters, Audio Power amplifier, Video Amplifier, Isolation Amplifier, Optocouplers and fibre optic IC.

Explain the square wave generator, triangular wave generator and Saw tooth wave generator with neat diagram (A/M 2020, N/D 2018,A/M 2019,A/M 2016.2014)

Square Wave Generator or Astable Multivibrator

A square wave generator is an electronic circuit which generates square wave. The circuit diagram of a op-amp based square wave generator is shown in the following figure



Fig. 2.83 Square wave generator

Observe that in the circuit diagram shown above, the resistor R_1 is connected between the inverting input terminal of the op-amp and its output of op-amp. So, the resistor R_1 is used in the **negative feedback**. Similarly, the resistor R_2 is connected between the non inverting input terminal of the op-amp and its output. So, the resistor R_2 is used in the **positive feedback** path.

A capacitor C is connected between the inverting input terminal of the op-amp and ground. So, the **voltage across capacitor C** will be the input voltage at this inverting terminal of op-amp. Similarly, a resistor R_3 is connected between the non-inverting input terminal of the op-amp and ground. So, the **voltage across resistor** R_3 will be the input voltage at this non-inverting terminal of the op-amp.

The operation of a square wave generator is explained below -

Assume, there is **no charge** stored in the capacitor initially. Then, the voltage present at the inverting terminal of the op-amp is zero volts. But, there is some offset voltage at non-inverting terminal of op-amp. Due to this, the value present at the output of above circuit will be $+V_{sat}$

• Now, the capacitor C starts **charging** through a resistor R_1 . The value present at the output will change to $-V_{sat}$, when the voltage across the capacitor C reaches just greater than the voltage (positive value) across resistor R_3

• The capacitor C starts **discharging** through a resistor R_1 , when the output of above circuit is $-V_{sat}$. The value present at the output of above circuit will change to $+V_{sat}$, when the voltage across capacitor C reaches just less than (more negative) the voltage (negative value) across resistor R_3



Square wave generator: Output and Capacitor voltage waveform

Comparator and positive feedback resistors R₁ and R₂ form an inverting schmitt trigger.

When $V_{o}\,$ is at $+V_{sat},$ the feedback voltage is called the upper threshold voltage V_{UT} and is given as

$$V_{UT} = \frac{R_1 + V_{sat}}{R_1 + R_2} \qquad ... (1)$$

When V_o is at -V_{sat}, the feedback voltage is called the lower-threshold voltage V_{LT} and is given as

$$V_{LT} = \frac{R_1 - V_{sat}}{R_1 + R_2} \qquad ... (2)$$

Frequency of Oscillation:

The frequency of oscillation of Square Wave Generator Using Op amp is determined by the time it takes the <u>capacitor</u> to charge from V_{UT} to V_{LT} and vice versa. The voltage across the capacitor as a function of time is given as

$$V_{C}(t) = V_{max} + (V_{initial} - V_{max}) e^{(-t/T)}$$
 ... (3)

where

- V_C(t) is the instantaneous voltage across the capacitor.
- V_{initial} is the initial voltage
- V_{max} is the voltage toward which the capacitor is charging.

Let us consider the charging of capacitor from V_{LT} to V_{UT} , where V_{LT} is the initial voltage, V_{UT} is the instantaneous voltage and $+V_{sat}$ is the maximum voltage. At t = T₁, voltage across capacitor reaches V_{UT} and therefore equation (3) becomes

$$V_{UT} = +V_{sat} + (V_{LT} - +V_{sat})e^{(-T_{1}/R_{f}C)} \qquad \dots (4)$$

$$\therefore - (V_{LT} - + V_{sat}) e^{(-T_{1}/R_{f}C)} = + V_{sat} - V_{UT}$$

$$\therefore \qquad e^{(-T_{1}/R_{f}C)} = \frac{(+V_{sat} - V_{UT})}{(+V_{sat} - V_{LT})}$$

$$\therefore \qquad \frac{-T_1}{R_f C} = ln\left(\frac{+V_{sat} - V_{UT}}{+V_{sat} - V_{LT}}\right)$$

$$\therefore \qquad T_1 = -R_f C \ln \left(\frac{+V_{sat} - V_{UT}}{+V_{sat} - V_{LT}}\right)$$

$$= R_{f} C ln \left(\frac{+V_{sat} - V_{LT}}{+V_{sat} - V_{UT}} \right) \qquad \dots (5)$$

Mk/ece/msajce

The time taken by capacitor to charge from V_{UT} to V_{LT} is same as time required for charging capacitor from V_{LT} to V_{UT} . Therefore, total time required for one oscillation is given as

$$T = 2T_1$$
 ... (6)

$$= 2R_{f} C ln \left(\frac{+V_{sat} - V_{LT}}{+V_{sat} - V_{UT}} \right) \qquad \dots (7)$$

The frequency of oscillation can be determined as $f_0 = 1/T$, where T represents the time required for one oscillation.

Substituting the value of T we get,

$$f_{o} = \frac{1}{2 R_{f} C ln \left(\frac{+V_{sat} - V_{LT}}{+V_{sat} - V_{UT}}\right)} \dots (8)$$

Triangular Wave Generator

Triangular wave is generated by alternatively charging and discharging a capacitor with a constant current. This is achieved by connecting integrator circuit at the output of square wave generator





Input-output waveforms

Assume that V' is high at +Vsat. This forces a constant current (+Vsat/R3) through C (left to right) to drive Vo negative linearly. When V' is low at —Vsat, it forces a constant current (— Vsat /R3) through C (right to left) to drive Vo positive, linearly. The frequency of the triangular wave is same as that of square wave

Although the amplitude of the square wave is constant (\pm Vsat), the amplitude of the triangular wave decreases with an increase in its frequency, and vice versa. This is because the reactance of capacitor decreases at high frequencies and increases at low frequencies. In practical circuits, resistance R4 is connected across C to avoid the saturation problem at low frequencies as in the case of practical integrator

To obtain stable triangular wave at the output, it is necessary to have 5R3 C2 > T/2, where T is the period of the square wave input.

The time period of the output of the square wave generator is $T = 2 \times 2.303$ Rf C x log((2R2+R1)/R1) which is the same for triangular wave generator. Frequency of the output f = 1/T

Saw tooth Wave form Generator

Sawtooth wave generator is given in above figure. Schematic of Sawtooth wave generator Sawtooth waveform can be also generated by an asymmetrical astable multivibrator followed by an integrator as shown in figure .The sawtooth wave generators have wide application in time-base generators and pulse width modulation circuits. The difference between the triangular wave and sawtooth waveform is that the rise time of triangular wave is always equal to its fall of time while in saw tooth generator, rise time may be much higher than its fall of time , vice versa



The triangular wave generator can be converted in to a sawtooth wave generator by injecting a variable dc voltage into the non-inverting terminal of the integrator. In this circuit a potentiometer is used. Now the output of integrator is a triangular wave riding on some dc level that is a function of R4 setting.

The duty cycle of square wave will be determined by the polarity and amplitude of dc level. A duty cycle less than 50% will cause output of integrator be a sawtooth. With the wiper at the centre of R4, the output of integrator is square wave. Use of the potentiometer is when the wiper moves towards –VEE, the rise time of the sawtooth become longer than the fall time (see fig. If the wiper moves towards +VCC, the fall time becomes more than the rise time.



Output waveform of sawtooth wave generator

Features of LM380:

- 1. Internally fixed gain of 50 (34dB)
- 2. Output is automatically self centering to one half of the supply voltage.
- 3. Output is short circuit proof with internal thermal limiting.
- 4. Input stage allows the input to be ground referenced or ac
- 5. Wide supply voltage range (5 to 22V).
- 6. High peak current capability.
- 7. High impedance.

Explain the working principle of 1. Audio power amplifier 2. Videoamplifier 3. Isolation Amplifier

Applications:

Explain switched capacitor filter , audio power amplifier, opto coupler? (April May 2017)

Briefy write the working principle and functionalities of LM 380 audio amplifier. (8)

[APR/MAY 2016][NOV/DEC 2017][APR/MAY 2019

(i) Audio Power Amplifier:



Figure shown above is the connection of Audio power Amplifier. Amplifier requires very few external components because of the internal biasing, compensation & fixed gain.

• When the power amplifier is used in the non inverting configuration, the inverting terminal may be either shorted to ground, connected to ground through resistors & capacitors.

• Similarly when the power amplifier is used in the inverting mode, the non inverting terminal may be either shorted to ground or returned to ground through resistor or capacitor.

• Usually a capacitor is connected between the inverting terminal & ground if the input has a high internal impedance.

• As a precautionary measure, an RC combination should be used at the output terminal (pin 8) to eliminate 5-to-10 MHz oscillation.

• C1 is coupling capacitor which couples the output of the amplifier to the 8 ohms loud speaker which acts as a load. The amplifier will amplify the Vin applied at the non- inverting terminal

Video Amplifier

-

8.25.1 IC MC 1550 as a Video Amplifier

The Fig. 8.25.1 shows MC 1550 used as a video amplifier. As it uses a cascode amplifier pair, the video amplifier is called cascode video amplifier. The transistor Q_1 is a common emitter amplifier and transistor Q3 is a common base amplifier and they together from a cascode amplifier.

To properly terminate the co-axial cable carrying the video signal, a 50 Ω resistance is connected between the pins 1 and 4 of MC 1550. Such a resistance has very small negligible effect on the biasing of the transistor Q1. The load resistance R_L is directly inserted in the collector of the transistor Q3-

The Fig. 8.25.1 (a) shows the small signal approximate equivalent circuit for video amplifier. Both Q2 and Q3 are their active operating in region, therefore the collector of Q1 sees the very small input resistance (re2 || re3) of two in stages common-base parallel. By representing Q1 in its hybrid-n model, and due to



neglect the effect of C_C . Q_3 can be represented as a current source, α_3 I_3 , where I_3 is the emitter signal current of Q_3 and $\alpha_3 = 1$ and is independent of frequency over the band of frequencies under consideration. C_S represents the capacitance from the collector of Q1 and Q3 to the substrate.

Isolation Amplifier (Nov/ Dec 2016) [NOV/DEC2013][MAY/JUN 2012]

8.26 Isolation Amplifier

An isolation amplifier is an amplifier that offers an ohmic or electrical isolation between its input and output terminals. Isolation amplifiers are often used when there is a very large common-mode voltage difference between the input and output sides of the device. They can provide voltage difference of several thousands of volts between input and output. The isolation in the isolation amplifier is achieved by use of transformer or by use of optically coupled devices discussed earlier.

The Fig. 8.26.1 shows some of the symbols used for isolation amplifiers.



Fig. 8.26.1 Different symbols used for isolation amplifiers

An important characteristics of an isolation amplifier is the linearity of the input to output transfer characteristics. But the non linear input current to light output characteristics is a problem in this regard. There are various methods of obtaining a high degree of linearity in optically coupled isolation amplifiers. Such two examples of isolation amplifiers are discussed in the following section. Fig. 8.26.2 shows an isolation amplifier in which a LED-photo transistor couplers are used as an optoisolators. As shown in Fig. 8.26.2, first LED-phototransistor coupler is used in the feedback loop of amplifier A1 and the second LED-phototransistor coupler is used at the input of amplifier A2. Both LED-phototransistor couplers are used with matched characteristics, are driven by the same amplifier, amplifier A1. Due to the matched characteristics of the two LED-photo transistor pairs, the non-linear characteristics and temperature dependence get compensated.



IC 723 – GENERAL PURPOSE REGULATOR

Disadvantages of fixed voltage regulator:

1. Do not have the shot circuit

2. Output voltage is not adjustable

These limitations can be overcomes in IC723.

Features of IC723:

- 1. Unregulated dc supply voltage at the input between 9.5V & 40V
- 2. Adjustable regulated output voltage between 2 to 3V.
- 3. Maximum load current of 150 mA (ILmax = 150mA).
- 4. With the additional transistor used, ILmax upto 10A is obtainable.
- 5. Positive or Negative supply operation
- 6. Internal Power dissipation of 800mW.
- 7. Built in short circuit protection.
- 8. Very low temperature drift.
- 9. High ripple rejection

Explain the functional block diagram of voltage regulator and basic

low voltage and high voltage regulator.



Functional block diagram of IC723

Functional block diagram of IC723 is shown in figure 5.6.1. The simplified functional block diagram can be divided in to 4 blocks.

1. Reference Generating block:

The temperature compensated Zener diode, constant current source & voltage reference amplifier together from the reference generating block. The Zener diode is used to generate a fixed reference voltage internally. Constant current source will make the Zener diode to operate at affixed point &

ł
it is applied to the Non – inverting terminal of error amplifier. The Unregulated input voltage ±Vcc is applied to the voltage reference amplifier as well as error amplifier.

2. Error Amplifier:

Error amplifier is a high gain differential amplifier with 2 input (inverting & Non- inverting). The Non-inverting terminal is connected to the internally generated reference voltage. The Inverting terminal is connected to the full regulated output voltage.

3. Series Pass Transistor:

Q1 is the internal series pass transistor which is driven by the error amplifier. This transistor actually acts as a variable resistor & regulates the output voltage. The collector of transistor Q1 is connected to the Un-regulated power supply. The maximum collector voltage of Q1 is limited to 36Volts. The maximum current which can be supplied by Q1 is 150mA.

4. Circuitry to limit the current:

The internal transistor Q2 is used for current sensing & limiting. Q2 is normally OFF transistor. It turns ON when the IL exceeds a predetermined limit. Low voltage, Low current is capable of supplying load voltage which is equal to or between 2 to 7Volts.Pin diagram of IC723 in figure

Vload = 2 to 7V and Iload= 50mA



Pin diagram of IC723

Describe the working of IC723 voltage regulator and explain how it can be used as Low voltage regulator.[APR/MAY2021]

Describe the working of IC723 voltage regulator and explain how it can be used as High voltage regulator.[APR/MAY2021]

Summarize the working principle of IC723 general purpose voltage regulator. (12) [APR/MAY 2016]

IC 723 LOW voltage Regulator



Basic Low Voltage Regulator

The resistor, R_{sc} is connected between CL and CS pins. The current limit transistor remains nonconductive unless drops across R_{sc} is 0.6 V (equal to V_{BE} drop). The value of R_{sc} can be found out by following equation

$$R_{sc} = \frac{V_{sense}}{I_{limit}} = \frac{0.6}{I_{limit}} \qquad \dots (1)$$

 I_{limit} can be selected as 1.2 to 1.5 times the maximum load circuit. Potential divider made up of R_1 and R_2 is connected between V_{ref} and non-inverting terminals.

$$V_{\text{non-inverting}} = V_{\text{ref}} \times \frac{R_2}{R_1 + R_2} \qquad \dots (2)$$

As the series pass transistor is working as <u>emitter</u> follower.

$$V_o = V_{ref} \times \frac{R_2}{R_1 + R_2} \qquad \dots (3)$$

 R_1 and R_2 can be between 1 k Ω to 10 k $\Omega.$

$$R_3 = R_1 \parallel R_2 \therefore R_3 = \frac{R_1 R_2}{R_1 + R_2} \qquad \dots (4)$$

Maximum load current can be 150 mA.

Basic High voltage regulator



Basic Positive High Voltage Regulator

For this type, output voltage varies from +7 V to +37 V and $I_L \leq 150$ mA.

The non-inverting terminal connected to V_{ref} through R_3 . Due to this arrangement the error amplifier acts as non-inverting amplifier.

The gain

$$A = 1 + \frac{R_1}{R_2}$$

The output voltage is,

$$V_{o} = V_{ref} \left(1 + \frac{R_{1}}{R_{2}} \right) = V_{ref} \left(\frac{R_{1} + R_{2}}{R_{2}} \right) \qquad \dots (8.12.7)$$

$$R_{sc} = \frac{0.6}{I_{limit}} = \frac{V_{sense}}{I_{sc}} \qquad \dots (8.12.8)$$

$$R_{3} = R_{1} \parallel R_{2} = \left(\frac{R_{1}R_{2}}{R_{1} + R_{2}} \right) \qquad \dots (8.12.9)$$

This is also called basic high voltage low current regulator. F.

Low voltage High current Regulator

$$V_{ref} = \frac{0.6}{I_{limit}}$$
Low Voltage High Current Regulator
Output voltage from +2 to +7 V and
variable with the more than 150 mA.
Ioad current can be more than 150 mA.
Ioad current can be more than 150 mA.
Ioad current can be more than 150 mA.
Variable with the more transistor is connected
For this one transistor is connected
for that of basic low voltage regulator
icruit.
 $V_0 = V_{ref} \times \frac{R_2}{R_1 + R_2}$
 $R_{sc} = \frac{0.6}{I_{limit}}$
Fig. 8.12.5
Power dissipation of transistor = $[V_{i(max)} - V_{o(min)}] \times I_{L(max)}$... (8.12.5)

Power dissipation of IC =
$$\left[V_{i(max)} - V_{o(min)}\right] \times \frac{I_{L(max)}}{h_{fe(min)} of Q_1}$$

8.12.4.4 Positive High Voltage High Current Regulator



While the power dissipation of transistor Q_1 and the IC is given by the same expressions as given by the equations (8.12.5) and (8.12.6).

EXPLAIN THE OPTO COUPLERS/OPTO ISOLATORS AND FIBRE OPTIC IC

Opto couplers or Opto isolators is a combination of light source & light detector in the same package. They are used to couple signal from one point to other optically, by providing a complete electric isolation between them. This kind of isolation is provided between a low power control circuit & high power output circuit, to protect the control circuit.

Characteristics of opto coupler:

(i) Current Transfer Ratio:

It is defined as the ratio of output collector current (Ic) to the input forward current (If)

CTR = Ic/If * 100%. Its value depends on the devices used as source & detector.

(ii) Isolation voltage between input & output:

It is the maximum voltage which can exist differentially between the input & output without affecting the electrical isolation voltage is specified in K Vrms with a relative humidity of 40 to 60%.

(iii) Response Time:

Response time indicates how fast an opto coupler can change its output state. Response time largely depends on the detector transistor, input current & load resistance.

(iv) Common mode Rejection:

Even though the opto couplers are electrically isolated for dc & low frequency signals, an impulsive input signal (the signal which changes suddenly) can give rise to a displacement current Ic= Cf*dv/dt. This current can flow between input & output due to the capacitance Cf existing between input & output. This allows the noise to appear in the output.

Depending on

the type of light source & detector used we can get a variety of opto couplers.

They are as follows,

Explain the OPTO COUPLERS/OPTO ISOLATORS AND FIBRE OPTIC(A/M 2017), N/D 2016

1.LED PHOTODIODE OPTOCOUPLER





LED photodiode and its waveforms are shown in above figure , here the infrared LED acts as a light source & photodiode is used as a detector.

Mk/ece/msajce

The advantage of using the photodiode is its high linearity. When the pulse at the input goes high, the LED turns ON. It emits light. This light is focused on the photodiode. In response to this light the photocurrent will start flowing though the photodiode. As soon as the input pulse reduces to zero, the LED turns OFF & the photocurrent through the photodiode reduces to zero. Thus the pulse at the input is coupled to the output side.

$$\tilde{V}_{out} = V_2 - I_2 R_2$$

LED – PHOTOTRANSISTOR OPTO COUPLER



When the input voltage forward biases the LED, light transmitted to the phototransistor turns it on, resulting current through the external load, as shown in Fig. 8.27.1 (b).



The LED phototransistor opto coupler and its waveforms shown in figure . An infrared LED acts as a light source and the phototransistor acts as a photo detector.

• This is the most popularly used opto coupler, because it does not need any additional amplification.

• When the pulse at the input goes high, the LED turns ON. The light emitted by the LED is focused on the CB junction of the phototransistor.

• In response to this light photocurrent starts flowing which acts as a base current for the phototransistor.

• The collector current of phototransistor starts flowing. As soon as the input pulse reduces to zero, the LED turns OFF & the collector current of phototransistor reduces to zero. Thus the pulse at the input is optically coupled to the output side.

• The input & output waveforms are 180° out of phase as the output is taken at the collector of the phototransistor

LED –DARLINGTON OPTOCOUPLER



(b) LED-photodarlington

Advantages of Opto coupler:

- Control circuits are well protected due to electrical isolation.
- Wideband signal transmission is possible.
- Due to unidirectional signal transfer, noise from the output side does not get coupled to the input side.
- Interfacing with logic circuits is easily possible.
- It is small size & light weight device.
- Disadvantages:Slow speed.
- Possibility of signal coupling for high power signals.

Applications:

Opto couplers are used basically to isolate low power circuits from high power circuits.

At the same time the control signals are coupled from the control circuits to the high power circuits.

- Some of such applications are,
- i. AC to DC converters used for DC motor speed control
- ii. High power choppers
- iii. High power inverters

• One of the most important applications of an opto coupler is to couple the base driving signals to a power transistor connected in a DC-DC chopper

8,25.2 Design Considerations for video Ampliner

From the equations for 3 dB frequencies and for voltage gain in the previous example we can conclude the following design considerations for video amplifier

- 1. To increase the bandwidth the gain must be reduced by decreasing R_L .
- 2. The load capacitance should be as small as possible.
- If discrete circuit is used choose the transistor having high value of f_T and low value of base spreading resistor r_{bb}.
- Use CE-CB cascode pair as an amplifier because its high frequency is better than the CE amplifier.
- Use one or more negative feedback loops to increase the bandwidth of the amplifier.

The TIMER IC 555

Applications

Astable multivibrator

Monnostable multivibrator

Explain the IC 555 can be used as a Astable Multivibrator. Drive an expression for frequency of oscillations. (If this question asked in Big question should draw internal diagram and explain the operation)

What are the modes of operation of a timer? Draw the functional diagram of a square wave generator using timer and derive its duty cyle. .[APR/MAY2021](understand)

With neat diagram, explain the operation of an astable and monostable multivibrator[NOV/DEC 2017] [NOV/DEC 2018]

Atable multivibrator

It is also called as Free Running Multivibrator. It has no stable states and continuously switches between the two states without application of any external trigger.



Schematic Diagram

The pins 2 and 6 are connected and hence there is no need for an external trigger pulse. It will self trigger and act as a free running multivibrator (oscillator). The rest of the connections are as follows: pin 8 is connected to supply voltage (V_{CC}). Pin 3 is the output terminal and hence the output is available at this pin. Pin 4 is the external reset pin. A momentary low on this pin will reset the timer. Hence, when not in use, pin 4 is usually tied to V_{CC} .

The control voltage applied at pin 5 will change the threshold voltage level. But for normal use, pin 5 is connected to ground via a capacitor (usually 0.01μ F), so the external noise from the terminal is filtered out. Pin 1 is ground terminal. The timing circuit that determines the width of the output pulse is made up of R₁, R₂ and C.

Operation

The following schematic depicts the internal circuit of the IC 555 operating in astable mode. The RC timing circuit incorporates R_1 , R_2 and C.

The following schematic depicts the internal circuit of the IC 555 operating in astable mode. The RC timing circuit incorporates R_1 , R_2 and C.



When the flip-flop is set, Q is high which drives the transistor Q_d in saturation and the capacitor gets discharged. Now the capacitor voltage is nothing but the trigger voltage. So while discharging, when it becomes less than 1/3 V_{CC}, comparator 2 output goes high. This resets the flip-flop hence Q goes low and \overline{Q} goes high.

The low Q makes the transistor off. Thus capacitor starts charging through the resistances R_A , R_B and V_{CC} . The charging path is shown by thick arrows in the Fig. 2.105. As total resistance in the charging path is ($R_A + R_B$), the charging time constant is ($R_A + R_B$) C.

Now the capacitor voltage is also a threshold voltage. While charging, capacitor voltage increases i.e. the threshold voltage increases. When it exceeds $2/3 V_{CC}$, then the comparator 1 output goes high which sets the flip-flop. The flip-flop output Q becomes high and output at pin 3 i.e. \overline{Q} becomes low. High Q drives transistor Q_d in saturation and capacitor starts discharging through resistance R_B and transistor Q_d . This path is shown by dotted arrows in the Fig. 2.105. Thus the discharging time constant is $R_B C$. When capacitor voltage becomes less than $1/3 V_{CC}$, comparator 2 output goes high, resetting the flip-flop. This cycle repeats.

Thus when capacitor is charging, output is high while when it is discharging the output is low. The output is a rectangular wave. The capacitor voltage is exponentially rising and falling. The waveforms of Astable Multivibrator using 555 Timer IC are shown in the Fig



. Duty Cycle of Astable Multivibrator:

Generally the charging time constant is greater than the discharging time constant. Hence at the output, the waveform is not symmetric. The high output remains for longer period than low output. The ratio of high output period and low output period is given by a mathematical parameter called **duty cycle**. It is defined as the ratio of ON time i.e. high output to the total time of one cycle.

V	N	=	time for output is high = T_{ON}
	Т	=	time of one cycle
1	D	=	duty cycle = $\frac{W}{T}$
%]	D	=	$\frac{W}{T} \times 100 \%$

The charging time for the capacitor is given by,

$$T_c$$
 = Charging time = 0.693 ($R_A + R_B$) C

While the discharge time is given by,

· .

...

T_d = Discharging time = 0.693 R_B C

Hence the time for one cycle is

$$T = T_{c} + T_{d} = 0.693 (R_{A} + R_{B}) C + 0.693 R_{B} C$$
$$= 0.693 (R_{A} + 2 R_{B}) C$$

While

$$W = T_{c} = 0.693 (R_{A} + R_{B}) C$$

$$\therefore \qquad \%D = \frac{W}{T} \times 100 = \frac{0.693 (R_{A} + R_{B}) C}{0.693 (R_{A} + 2 R_{B}) C} \times 100$$

$$\therefore \qquad \%D = \frac{(R_{A} + R_{B})}{(R_{A} + 2 R_{B})} \times 100$$

While the frequency of oscillations is given by,

$$f = \frac{1}{T} = \frac{1}{0.693 (R_A + 2 R_B)C}$$

$$\therefore \qquad f = \frac{1.44}{(R_A + 2 R_B)C} Hz$$

If R_A is much smaller than R_B , duty cycle approaches to 50% and output waveform approaches to square wave.

Application of Astable Multivibrator using IC 555:

The various Application of Astable Multivibrator using IC 555 are,

- 1. Square wave generation
- 2. FSK generator
- 3. Voltage controlled oscillator (VCO)

Monostable Multivibrator Using 555 IC

The IC 555 timer can be operated as a Monostable Multivibrator Using IC 555 by connecting an external resistor and a capacitor as shown in the Fig



The circuit has **only one stable state**. When trigger is applied, it produces a pulse at the output and returns back to its stable state. The duration of the pulse depends on the values of R and C. As it has only one stable state, it is called one shot **multivibrator**.

Working of 555 Timer as Monostable Multivibrator:

The flip-flop is initially set i.e. Q is high. This drives the transistor Q_d in saturation. The capacitor discharges completely and voltage across it is nearly zero. The output at pin 3 is low.

When a trigger input, a low going pulse is applied, then circuit state remains unchanged till trigger voltage is greater than 1/3 V_{CC} . When it becomes less than 1/3 V_{CC} , then comparator 2 output goes high. This resets the flip-flop so Q goes low and \overline{Q} goes high. Low Q makes the transistor Q_d off. Hence capacitor starts charging through resistance R, as shown by dark arrows in the Fig.



Waveforms of monostable operation

The voltage across capacitor increases exponentially. This voltage is nothing but the threshold voltage at pin 6. When this voltage becomes more than 2/3 V_{CC}, then comparator 1 output goes high. This sets the flip-flop i.e. Q becomes high and \overline{Q} low. This high Q drives the transistor Q_d in saturation. Thus capacitor C quickly discharges through Q_d as shown by dotted arrows in the wave forms Figure

So it can be noted that V_{out} at pin 3 is low at start, when trigger is less than 1/3 V_{CC} it becomes high and when threshold is greater than 2/3 V_{CC} again becomes low, till next trigger pulse occurs. So a rectangular wave is produced at the output. The pulse width of this rectangular pulse is controlled by the charging time of capacitor. This depends on the time constant RC. Thus RC controls the pulse width. The waveforms are shown in the above Figure.

Derivation of Pulse Width:

The voltage across capacitor increases exponentially and is given by

	$V_{\rm C} = V (1 - e^{-t/CR})$
If	$V_{\rm C} = 2/3 V_{\rm CC}$
then	$\frac{2}{3} V_{CC} = V_{CC} (1 - e^{-t/CR})$
	$\frac{2}{3} - 1 = -e^{t/CR}$
	$\frac{1}{3} = e^{-t/CR}$
÷	$-\frac{t}{CR} = -1.0986$
<i>.</i>	t = + 1.0986 CR
	$t \approx 1.1 CR$

where

- C in farads,
- R in ohms,
- t in seconds.

Thus, we can say that voltage across capacitor will reach 2/3 V_{CC} in approximately 1.1 times, time constant i.e. 1.1 RC

Thus the pulse width denoted as W is given by,

$$W = 1.1 RC.$$

Schematic Diagram:

Generally a schematic diagram of the IC 555 circuits is shown which does not include comparators, <u>flip-flop</u> etc. It only shows the external components to be connected to the 8 pins of IC 555. Thus, the schematic diagram of Monostable Multivibrator Using IC 555 is shown in the Fig



555 timer as monostable multivibrator

The external components R and C are shown. To avoid accidental reset, pin 4 is connected to pin 8 which is supply $+V_{CC}$. To have the noise filtering of control voltage, the pin 5 is grounded through a small capacitor of 0.01 μ F.

Monostable Multivibrator Using IC 555 Applications:

The various applications of Monostable Multivibrator Using IC 555 are,

- 1. Frequency divider
- 2. Pulse width modulation
- 3. Linear ramp generator
- 4. Pulse position modulation
- 5. Missing pulse detector
- 6. Timer in relay

Problems

Describe the 555 Timer IC. Design a Astable Multivibrater Circuit to generate output Pulses of 25%, 50% duty cycle using a 555 Timer IC, with choice of C = 0.01, uF, Frequency as 4.0 KHz (April May 2017)

Design a wave generator using 555 timer for a frequency of 110Hz and 80% duty cycle.Assume C=

0.16µF..[Nov/Dec 2018](Create)

A 555 timer is configured in as table mode with R A=2k ohm RB =6k ohm and C=0.1µF.Determine the

frequency of oscillation. (4) [APR/MAY 2016

2 marks

1. Mention some applications of 555 timer (DEC2009))

- *Oscillator
- *pulse generator
- *ramp and square wave generator
- *mono-shot multivibrator
- *burglaralarm
- *traffic light control.

2.List the applications of 555 timer in monostable mode of operation: [NOV/DEC'13]

- *Missing pulse detector
- *Linear ramp generator
- *Frequency divider
- *Pulse width modulation.

3. List the applications of 555 timer in Astable mode of operation: (MAY/JUNE2010)[NOV/DEC 2013]

*FSK generator *Pulse-position modulator

4. What is a voltage regulator? (MAY 2010)

A voltage regulator is an electronic circuit that provides a stable dc voltage independent of the load current, temperature, and ac line voltage variations.

5. Give the classification of voltage regulators: (MAY 2010)

Series / Linear regulators Switching regulators.

6.What is a linear voltage regulator?(Remember)

Series or linear regulator uses a power transistor connected in series between the unregulated dc input and the load and it conducts in the linear region .The output voltage is controlled by the continuous voltage drop taking place across the series pass transistor.

7.What is a switching regulator?(Remember)

Switching regulators are those which operate the power transistor as a high frequency on/off switch, so that the power transistor does not conduct current continously. This give improved efficiency over series regulators.

8. What are the advantages of IC voltage regulators? (Remember) (April /May 2017)

*low cost *highreliability *reduction in size *excellent performance

9. Give some examples of monolithic IC voltage regulators:(Remember)

78XX series fixed output, positive voltage regulators79XX series fixed output, negative voltage regulators723 general purpose regulators.

10.What is the purpose of having input and output capacitors in three terminal IC regulators?[Apr/May 2021]

A capacitor connected between the input terminal and ground cancels the Inductive effects due to long distribution leads. The output capacitor improves the transient response.

11.Define line regulation. [NOV/DEC 2013],[NOV/DEC 2014][APR/MAY 2018]

Line regulation is defined as the percentage change in the output voltage for a change in the inputvoltage. It is expressed in mill volts or as a percentage of the output voltage.

12.Define load regulation. [NOV/DEC 2014]

Load regulation is defined as the change in output voltage for a change in load current. It is expressed in millivolts or as a percentage of the output voltage.

13.What is meant by current limiting? (Remember) [APR/MAY 2015]

Current limiting refers to the ability of a regulator to prevent the load current from increasing above a preset value.

14. Give the drawbacks of linear regulators: (Remember)

*The input step down transformer is bulky and expensive because of low line frequency.

*Because of low line frequency, large values of filter capacitors are required to decrease the ripple. *Efficiency is reduced due to the continuous power dissipation by the transistor as it operates in the linear region

Mk/ece/msajce

15. What is the advantage of monolithic switching regulators? (MAY 2010)

*Greater efficiency isachieved as the power transistor is made to operate as low impedance switch.Power transmitted across the transistor is in discrete pulses rather than as a steady current flow

*By using suitable switching loss reduction technique, the switching frequencycan be increased so as to reduce the size and weight of the inductors and capacitors.

16. What is an opto-coupler IC? Give examples. (MAY 2010) [MAY/JUNE 2014]

Opto-coupler IC is a combined package of a photo-emitting device and a photo sensing device. Examples for opto-coupler circuit: LED and a photo diode, LED and photo transistor, LED and Darlington. Examples for opto-coupler IC: MCT 2F, MCT 2E.

17. Mention the advantages of opto-couplers:(Remember) [Apr/May 2021]B

*Better isolation between the two stages.

- *Impedance problem between the stages is eliminated.
- *Wide frequency response.
- *Easily interfaced with digital circuit.
- *Compact and light weight.
- *Problems such as noise, transients, and contact bounce are eliminated.

18. What is an isolation amplifier? Mention it's application (MAY/JUNE 2010) [APR/MAY 2016]

An isolation amplifier is an amplifier that offers electrical isolation between its input and output terminals.

19. What is the need for a tuned amplifier? (Remember) (MAY 2009)

In radio or TV receivers, it is necessary to select a particular channel among all other available channels. Hence some sort of frequency selective circuit is needed that will allow us to amplify the frequency band required and reject all the other unwanted signals and this function is provided by a tuned amplifier.

20. Write the frequency of oscillation (f0) equation for triangularwave generator) (MAY10)

f0=R3/4R1C1R2

21. How frequency to voltage converted onOP-AMPS. (MAY 2010)

A Frequency to voltage converter produces an output voltage, whose amplitude is a function of frequency of the input signal. The input signal may be a sine wave, a square wave or a pulse train. The F/V converter is essentially an FM detector or discriminator.

22. What is video amplifier? (MAY/JUNE 2010)

The video or wideband amplifiers are designed to provide a relatively flat gain versus frequency response characteristics for the range offrequencies required to transmit video information. **25. Define Multivibrators. Mention its types.[APR/MAY 2019] (MAY/JUNE 2010)[MAY/JUNE 2014]**

Multivibrators are regenerative circuits, which are mainly used in timing applications. Based on their operational characteristics they can be classified into

Mk/ece/msajce

- AstableMultivibrators
- MonostableMultivibrators
- BistableMultivibrator

What are thethree different wave forms generated by ICL8038?[APR/MAY 2010]

Sine wave, Square wave & Triangular wave.

26. What is meant by thermal shutdown applied to voltage regulators?[NOV/DEC 2010]

The IC has a temperature sensor which turns off the IC when it becomes too hot. The output current will drop and remain there until IC has cooled significantly.

27. What is an opto-coupler IC? Mention its applications. [APR/MAY 2011]

It is combined package of LED and Photodiode.

28.Define the duty cycle inAstablemultivibrator using IC 555. [APR/MAY 2011]

Duty cycle = (Rb/ R a+2Rb)*100

29. What are the limitations of three terminal regulators [APR/MAY 2012]

- 1. No short circuit protection.
- 2. Output voltage is fixed.

30.What is switched capacitor filter. (Remember) [NOV/DEC 2013]

A switched capacitor filter is a three terminal element which consists of capacitors, periodic switches and op-amps whose open circuit voltage transfer function represents filter characteristics. 37. Give the formula for period of oscillations in an op-amp as table circuit. [May/June 13]

 $T = 2RC \ln(1+\beta / 1-\beta)$

31. Define duty cycle of a periodic pulse wave form. [May / June 2013]

Duty cycle = (Rb / Ra+2Rb)*100

32. State the two conditions for oscillations? [APR/MAY 2015]

- 1. The loop gain is equal to unity in absolute magnitude and
- 2. The phase shift around the loop is zeroor an integer multiple of 2π

33. What is the purpose of connecting a capacitor at the input and the output side of an IC voltage

regulator? [NOV/DEC 2015]

The figure above shows the application of LM340 IC as a voltage regulator. Pins 1, 2, and 3 are the input, output and ground When there is quite a distance (in cms) from the IC to the filter capacitor of the unregulated power

supply, there may occur unwanted oscillations within the IC due to lead inductances within the circuit. In order to remove this unwanted oscillation, the capacitor C1 has to be placed as shown in the circuit.

Capacitor C2 is sometimes used to improve the transient response of the circuit.

Any device in the LM 340 series needs a minimum input voltage at least 2 to 3 V greater than the regulated output voltage. Otherwise, it will stopregulating. Furthermore, there is a maximum input voltage because of excessive power dissipation.

34. Mention two applications of frequency to voltage converter.(Remember) [NOV/DEC 2015]

- 1. Frequency to voltage converter in tachometers.
- 2. Frequency difference measurement.

35. Write the advantages of switching regulator over series voltage regulators. [R2008 NOV/DEC 2015]

		[1.2000]	
	Linear regulator	Switching	
Buck Boost Buck/Boost Inverting	Possible Impossible Impossible Impossible	Possible Possible Possible Possible	
Efficiency	Mostly low	Approx. 95% Usually high	
Output power	Generally several watts Depending on thermal design	Large power possible	
Naise	Low	Switching noise exists	
Design	Simple	Complicated	
Parts count	Low	High	
Cost	0	Δ	

36 Distinguish the principle of linear regulator and a switched mode powersupply. (April/May 2017)

A switching power supply operates by constantly switching the source on and off; the rate of which is dictated by the needed voltage at the output. A linear power supply is often used because of its simplicity.

Linear regulators exist in packaged ICs that only need a rectified voltage source to operate. 49) Define current transfer ratio of an opto-coupler?[Nov/Dec 2017

The current transfer ratio refers to the ratio of the output collector current (Ic)to the input forward

current(If)CTR ={Ic/If}*100

Draw a fixed voltage regulator circuit and state its operations?[Nov/Dec 2017]



Connection of 7815 Voltage Regulator

38 .List the applications of multivibrator??[Nov/Dec 2018](Remember)

Frequency divider Pulse width Modulation Linear ramp generator

Square wave generator VCO Schmitt trigger

39. State the function of optocoupler. [APR/MAY 2019])

Optocoupler provides electrical isolation between two circuits

EPC Questions

- 1. Explain the square wave generator, triangular wave generator and Saw tooth wave generator with neat diagram (A/M 2020, N/D 2018,A/M 2019,A/M 2016.2014
- Explain switched capacitor filter, audio power amplifier, Video Amplifier opto coupler, Isolation Amplifier (April May 2017), [APR/MAY 2016][NOV/DEC 2017][APR/MAY 2019
- 3. Explain the functional block diagram r and basic low voltage and high voltage regulator.
- 4. With neat diagram, explain the operation of an astable and monostable multivibrator .Drive duty cycle A/M 2021, [NOV/DEC 2017] [NOV/DEC 2018]
- 5. With neat diagram, explain the operation of an monostable multivibrator [NOV/DEC 2017] [NOV/DEC 2018]